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1.1  Background  
 
 The world semiconductor market has been experiencing a long continued growth 
in sales since its infancy, rising above heavy industries such as automobiles and steel. In 
year 2004, the revenue according to the Semiconductor Industry Association (SIA) [1] 
was US$ 220 Billion. Growth potential of the industry remains high and is forecast to 
expand beyond US$ 300 Billion by year 2008, as shown in Fig. 1.1. The growth in 
revenue in developed markets, such as Europe, the United States and Japan remains high, 
indicating tremendous opportunities in the industry. 
 































The motivation behind the phenomenal success and development of solid state 
devices lies in their function as core components in electronics used in fields such as 
computing, communication and information storage. As these solid state devices form the 
 2 
fundamental building blocks of any electronic system, their demand rises in tandem with 
the demand for electronics. It is remarkable that these devices find a place in the entire 
spectrum of electronics which ranges from high performance devices required in 
microprocessors units such as Intel’s PentiumTM, and Nvidia’s 3D-GraphicsTM, to 
computing less complex logic found in Field Programmable Gate Array (FPGA) used in 
refrigerators and washing machines. Recent advancement in automobile technology has 
the power converters made of the silicon chip to drive the hybrid engine, such as the one 
used in Toyota’s PriusTM hybrid car.  
 
Collectively, semiconductor devices may be classified into 3 segments:  
i. Ultra large scale integration (ULSI) of complementary metal oxide semiconductor 
(CMOS) - logic devices, dynamic random access memory (DRAM), static random 
access memory (SRAM), electrically programmable read only memory (EPROM) , 
and read only memory (ROM) 
ii. Discrete devices - power bipolar transistors, silicon control rectifiers, diodes, 
operational amplifiers and optoelectronic devices. 
iii. Dedicated integrated circuits (ICs) - microware devices, light emitting diodes (LED), 
solid state lasers, photodetectors, and solar cells. 
 
ULSI CMOS significantly dominates the market segments and its dominance is 
projected to further increase with higher levels of integration in ULSI fabrication.  
 
1.2  Technology Scaling  
 
 
Technology advances in the fabrication of semiconductors have made dramatic 
improvement over the years as devices today have been scaled to the nanometer regime. 
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Miniaturization of devices has allowed several billions of transistors to be placed into a 
single chip. A trend first observed by Gordon E. Moore is that the transistor physical 
feature size scales by a factor of two every year and this has been known widely today as 
Moore’s Law [2].  Although observed nearly 40 years ago, Moore’s law remains valid 
today. The number of transistors packed into each generation of Intel’s microprocessors 
clearly follows the trend, as shown in Fig. 1.2.  By the end of year 2005, the number of 
transistors packed into a single microprocessor chip has exceeded 1 Billion! 
 
 
Figure 1.2 Evolution of number of transistors packed into each of Intel’s 
new generation of microprocessors, describing Moore’s law [2] 
 
 
“Shrink to become cheaper” 
A lucrative aspect which is inherent with the scaling is the economy of scale of 
semiconductor device fabrication. By shrinking, manufacturers are able to squeeze more 
devices per unit area, thus resulting in a higher packing density. This approach favorably 
results in a reduced production cost of the single device which can be seen in Fig. 1.3 [1] 
Cost of the ICs (i.e., DRAM, FPGA and microprocessors) per million units decreases 
exponentially each year, consistent with the prediction of Moore’s Law. Eventually, the 
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reduced cost of production benefits consumers as sophisticated electronics are made more 
affordable and readily available. One of such cost saving derived from scaling is 
illustrated in Fig. 1.4, where the curves compare the actual spending by the US 
government on computers to a pricing as if it was maintained at 1995 [3]. Cost reduction 
derived from technology development offers a huge economic potential and this may 
largely be attributed to the dramatic development of the semiconductor technology which 




























Figure 1.3 Cost of fabrication of transistors, DRAM and FPGA decreases 



























YearSource: Bureau of Economic Affairs             (www.bea.gov/bea/dn/comp-gdp.xls)  
Figure 1.4 Actual US government spending on computers compared to 
that as if the computer cost were maintained at a pricing at 1995 [3].  
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“Shrink to grow bigger” 
 
Underlying the economic motivation, scaling of semiconductor devices bears deep 
engineering significance. By shrinking, the smaller dimension devices offer better 
performances. For example, a smaller transistor, in terms of the gate length, delivers 
higher drive current which then permits faster switching speed in the individual transistor. 
When packed into the microprocessor, the increasing transistor count unleashes higher 
processing power which is shown in Fig. 1.5. The scaling of the single device may 
potentially be amplified by 1 billion times!  A similar explanation may be provided for 
the increasing storage capacity in DRAM and non-volatile memory electronics, which 




Figure 1.5 Increasing processing power over the years which 




1.3  The challenging metal oxide semiconductor field effect 
transistor (MOSFET)  
 
 
Fig. 1.6(a) shows the level of complexity involved in a modern VLSI fabrication 
process. Numerous layers of metal interconnection have to be deposited after the 
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completion of the MOSFET in order to electrically connect the devices. With today’s 
manufacturing technology in microchip fabrication, the transistor size has already reached 
50 nm, a dimension which is about half that of the influenza virus or about 2000 times 
smaller than a strain of human hair. For a sense of the physical size of the transistor, Fig. 
1.7 shows a micrograph image of a strand of hair (Fig. 1.7(a)) and an influenza viral 
strain (Fig. 1.7(b)). Of all the structures involved in device fabrication, the size of the 
MOSFET (inset in Fig. 1.6(b)) remains remarkably smaller. 
 
 
    
Gate length = 180 nm
                           
(a)                    (b) 
Figure 1.6 Cross-sectional XTEM image illustrating (a) the interconnection 
involving contacts, vias and 6 levels of metal lines. Inset: Circle compares the 
relative dimension between the MOSFET with the contacts and vias. (b) a 180 nm 
gate length MOSFET Courtesy: Chartered Semiconductor Ltd. 
 
       
(a)      (b) 
Figure 1.7 Micrograph of biological structures illustrating the dimension of (a) 
strand of hair and (b) an influenza viral strain (Source: www.about.com).  It can be 
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seen that an influenza virus is approximately 1000 times smaller than a strand of 
hair.  
 
As transistors continue to scale with the prediction of Moore’s Law, accuracy and 
control of the processing steps during device fabrication becomes extremely sensitive and 
critical to the slightest process variation. This makes the science and engineering of 
CMOS an enormous challenge, yet equally intriguing. 
 
1.4  Significance of ion implantation 
 
In order to achieve a properly functioning MOSFET, selective regions of the 
transistor, such as the channel, source and drain, must be precisely doped. Doping enables 
electrical conduction in an otherwise electrically insulating semiconductor. Group V 
elements of the periodic table such as phosphorus and arsenic are incorporated into 
silicon (Group IV) for n-type semiconductor and Group III elements such as boron and 
indium for p-type semiconductor. Dopant incorporation may be achieved mainly through 
a diffusion process or ion implantation. 
Ion implantation remains the industrial standard to introduce dopants into the 
silicon substrate for the fabrication of devices. This is because it is the best known 
method for introducing high dopant concentration above classical solid source diffusion 
with good precision and accuracy. In order to appreciate the significance of the 
implantation process, it is necessary to examine the CMOS device architecture. Fig. 1.8 
shows the regions of the CMOS which are selectively doped in order to achieve a 
properly functioning CMOS device. All these regions are realized using implantation in 
today’s semiconductor manufacturing facilities. Each region has a purpose, which is 
essentially to tailor the electric field distribution within the device. Some of the purpose 




Figure 1.8 Illustration of the various implant regions in CMOS 





Category Implant Name Purpose 
i. Well Background doping for isolation 
ii. Field Isolation between the field oxide 
iii. Punchthrough 
Prevent punchthrough between the source 
and drain (S/D) 
Channel / Well Doping 
iv. Threshold (VT) Adjusting the threshold voltage 
Poly doping Poly pre-doped 
Heavily doped the polysilicon gate for high 
conductivity 
Halo / Pocket Implant to prevent S/D shorting 
S/D Extension 
For short channel effects and hot carrier 
degradation 
Extension and S/D 
doping 
S/D 
Heavy doping for good contact to 
metallization 
 







1.4.1  Implantation induced damage and annealing 
 
 A drawback with ion implantation is the damage created during the process. As 
incident ions penetrate the silicon substrate at sufficiently high energies ranging from keV 
to MeV, collision of these ions with silicon atoms can cause the silicon atoms to be 
displaced from their lattice positions. As the dose of the implantation increases, the 
displacement during collision occurs more frequently and this causes an increase in the 
damages to silicon crystal. A repair process known as annealing has to be performed upon 
implantation in order to regain the original crystal structure and activate the implanted 
dopants.  
Prolonged annealing at temperature ranging from 950 to 1100 °C can effectively 
anneal the damage. However, under such elevated temperatures, dopants undesirably 
experience significant diffusion, contrary to the demands of scaling which aims to realize 
zero-diffusion dopant profiles. A zero-diffusion profile is necessary in order to maintain a 
balance in the electric field distribution in the device [5]. For this reason, modern CMOS 
fabrication involves annealing which limits the exposure time at high temperature to 
several tens of seconds. The rapid thermal annealing (RTA) and spike annealing are 
examples of such method of annealing. As the MOSFET continues to scale, however, 
further reduction in the annealing thermal budget is necessary to achieve a higher degree 
of control in minimizing dopant diffusion during dopant activation.  
 
1.4.2  Future Annealing Technologies 
 
Solid phase epitaxial regrowth (SPER), Vortek flash annealing, and laser 
annealing are alternative technologies developed in order to maximize dopant activation 
while minimizing diffusion [6]. These processes operate at different temperature extremes 
 10 
and within different annealing time frames. Fig. 1.9 shows the operating time frame and 
operating temperature region for the various annealing technologies which can be 
generalized into two different categories. The activation can be done, either by 
performing the annealing at high temperature for an instant of time, or by exposing the 
damaged substrate to low temperature for a long period of time. In Fig. 1.9, RTA and 
spike annealing represents the conventional annealing scheme which is extensively 
applied in industry. These processes operate in the temperature range of 950 to 1100 °C 
for several seconds to several tens of second. Flash annealing operates at a higher 
temperature region of between 1100 to 1300 °C in the millisecond region [7], while laser 
annealing allows activation from 1300 to 1450 °C in the sub-nanosecond region [8]. In 
contrast, SPER activation involves performing the annealing at a reduced temperature 
ranging from 450 to 850 °C and is performed for several minutes. 
 


































Figure 1.9 The operating temperature and annealing time in alternative annealing 
technologies. Block arrows indicate the potential alternatives available to replace the 
conventional RTA and spike annealing. 
 
All future annealing technologies are designed to obtain high concentrations of 
electrically activated dopants with minimized diffusion by reducing the thermal budget 
during annealing. The electrical activation and junction depth for p-type dopant achieved 
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by RTA, Levitor, flash, SPER and laser thermal annealing (LTP) are compared in Fig. 
1.10(a) in terms of sheet resistance and junction depth. Levitor and flash annealing are 
similar as they expose the wafer to similar temperature and time, but differ in the method 
of the heat generation. Boxes shown on the base line of Fig.1.10(a) illustrate the sheet 
resistance and junction depth requirements forecast for the 130, 90, 65, 45, 32 and 22 nm 
technology nodes [9]. Levitor, flash, SPER and LTP annealings offer lower sheet 
resistance at shallower junction depth over conventional RTA. However, only laser 
annealing and SPER activate dopants above their solid solubility. In terms of junction 
abruptness, all four offer an advantage over RTA. Fig. 1.10(b) depicts a plot of junction 
abruptness as a function processing technology [6]. Laser and SPER annealing achieve 
the most abrupt junction profile. Of all the technologies, SPER is the most cost effective 








   
(a)       (b) 
Figure 1.10 (a) Sheet resistance versus junction depth for p-type dopants, and (b) vertical junction 
abruptness for p-type dopant gradients achieved by rapid thermal annealing, Levitor, Flash, SPER 
and LTP (laser thermal processing). An abruptness of 2 nm/decade is the resolution of secondary 
ion mass spectrometry [6]. 
 
Another area of importance during annealing but has been receiving much less 
attention is the defects at the end-of range (EOR) of the implantation. While dopant 
 12 
activation may readily occur with an activation energy (Ea) of approximately 2.7 eV [10], 
dissolution of implantation EOR defects requires 5.6 eV [11]. Very often, this higher Ea 
results in incomplete EOR defect dissolution when the annealing is performed under the 
reduced thermal budget. This is especially true in SPER annealing [12-14]. These defects 
are electrically harmful when present in the active region of the device as they can cause 
severe leakage currents [15, 16]. The release of interstitials during the dissolution of these 
defects [17-19] also causes the transient enhanced diffusion (TED) [19] effect, which 
complicates the realization of ultra shallow junctions (USJ). Efforts to alleviate the 
degradation caused by the residual defects are, therefore, necessary and becoming 
increasingly crucial with the reduced thermal budget used in future device fabrication. 
 Carbon when present in the silicon substrate brings about different characteristics 
which are usually not observed in a silicon substrate. One of such characteristics is the 
dramatic suppression of boron diffusion [19-21] and elimination of implantation EOR 
defects [22, 23] in the presence of carbon. The combined effects of dopant diffusion 
suppression and defects elimination make carbon incorporation in silicon potentially 
applicable for dopant and defect control from a materials perspective.  From the device 
perspective, however, the incorporation of carbon may lead to unexpected degradation or 
anomalies in the electrical behavior [24, 25], hindering the integration of carbon in device 
fabrication. Very frequently, these anomalies arise due to a lack of material 
understanding, processes and their electrical influence on the devices which can be 
explained with more extensive examinations. 
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1.5  Research Objectives 
 
For the reasons presented in the last section, the research in this thesis is dedicated 
to the incorporation of carbon for the elimination of EOR defects under a reduced thermal 
budget, associated, in particular, with the SPER. This work explored the possibility of 
carbon incorporation in two stages. First, the suppression of EOR defects using carbon 
incorporated by means of an epitaxy growth technique (i.e., chemical vapour deposition) 
was examined. In the later stage, fabrication and characterization of carbon incorporated 
devices was carried out in order to develop further understanding on the effects of carbon 
on devices, which include junctions and MOSFETs. It is hoped that with a better 
understanding of these devices, desirable electrical effects may be harnessed by an 
effective carbon incorporation in the silicon device.  
 
Contributions from this work to the field of material science and microelectronics 
engineering are as follows: 
1. Demonstration of EOR defect elimination under spike annealing with carbon 
incorporation solely at the EOR region. This was subsequently extended to the 
lower SPER annealing temperature range.  
2. Demonstration of reducing junction leakage current in SPER annealed Si1-yCy 
devices. 
3. Improvement in junction leakage suppression in Si1-yCy devices by thermally 
driving away interstitial carbon. 
4. Development, from an integration approach, of a MOSFET structure with a 
dual function carbon layer, i.e., to control boron diffusion at the channel and 
eliminate EOR defects in the source and drain regions under SPER annealing. 
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5. An understanding of differences in the electrical behavior of Si1-yCy devices, 
which includes junction leakage distribution, drive current enhancement and 
suppression of body bias. 
1.6  Outline of the thesis 
 
 
 In chapter 2, a literature review is provided on the SPER annealing and the effects 
of carbon in silicon. This chapter includes a discussion on the kinetics of SPER annealing 
and factors affecting the annealing. The sinking mechanism of carbon in suppressing 
silicon interstitial related effects is also discussed.  
Chapter 3 provides a discussion on the epitaxial growth method of carbon and 
how high resolution X-ray diffraction (HRXRD) rocking curve measurement can be used 
to quantify the carbon layers. A simulation has to be performed to fit the rocking curve 
data in order to extract information for substrate with multiple epitaxial layers.  
 The effects of carbon incorporation and EOR defects are discussed in Chapter 4. 
With the use of indium markers (for implantation defects) and XTEM, the incorporation 
of carbon has shown to lead to a substantial elimination of EOR defects in spike annealed 
samples. This work also extends into the lower SPER annealing temperature regime of 
650 °C, which opens up the possibility of fabricating SPER devices which are EOR 
defect free.  
  In Chapter 5, the characterizations of junctions incorporated with carbon are 
reported and it is seen that junction leakages can be improved in the presence of carbon.  
Further improvement in the leakages may be obtained in carbon junctions by prolonging 
the annealing at a temperature sufficient for interstitial carbon diffusion. 
Using combinations of epitaxial silicon cap and carbon layer of varying 
thicknesses, Chapter 6 explores the possibility of extending the incorporation of carbon to 
control boron diffusion in the channel region of MOSFET, under an SPER annealing 
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condition. Although it has been reported that carbon incorporation can degrade the carrier 
mobility [26]. little is known of its effects on the performance of the MOSFET. We have 
found that our fabricated MOSFETs exhibit drive current and body effect that remain 
highly dependent on the acceptor concentration in the channel, just like MOSFETs 
without carbon incorporation, thus indicating that the incorporation of carbon has little 
effect on their IV measurements.  
Finally, in Chapter 7, a summary, combined with short discussions and 
suggestions on the future direction in this area, is provided.  
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2.1  Introduction 
A literature review on SPER annealing and evolution of defects upon ion 
implantation is first presented in this chapter. This is followed by a discussion on the 
effects of carbon, which through a kick-out mechanism, behaves as an effective sink for 
silicon interstitials. This chapter provides the fundamentals needed for an effective 
application of carbon for device fabrication in the later stages of the research work. 
 
 
2.2  Solid phase epitaxial regrowth (SPER) annealing 
Implanted dopants in silicon are only functional (become electron acceptors and 
donors) when they are “activated”, i.e., occupying substitutional sites. Annealing has to 
be carried out in order to move the dopants to lattice point sites and to repair the crystal 
damage. Solid phase epitaxial regrowth (SPER) annealing offers potentially high level of 
dopant activation while maintaining a zero shift in the diffusion profile. A major 
drawback with the annealing lies with the residual defect at the end-of-range (EOR) of the 
damage profile. This section examines SPER as a dopant activation technique and the 







2.2.1  Concept of SPER  
 
 SPER process involves an amorphous layer in intimate contact with an underlying 
crystalline layer. Upon application of sufficient thermal energy, the amorphous layer 
crystallizes using the crystalline layer as a seed. This regrowth process is known as SPER 
[27]. The existence of an amorphous-crystalline (α/c) region is important for SPER to 
proceed and this condition can be met by ion implantation. 
When an implantation is performed above an amorphizing threshold dose, a 
continuous amorphous layer is formed in the silicon lattice. For most implantation energy 
used in fabrication, the resulting damage in the silicon substrate may be divided into 3 
regions, as shown in Fig. 2.1. The region, which experiences the highest implantation 
damage, forms an amorphous region which extends from the surface and terminates at an 
amorphous-crystalline (α/c) region.  The end-of-range (EOR) of the implantation is 
formed at the transition between the amorphous and crystalline region. At the EOR, the 
silicon substrate retains its crystalline arrangement but contains a supersaturation of 
excess interstitial point defects [17] resulting from transmitted ions and recoiled atoms 
during the implantation. Beyond the EOR, the substrate is not damaged by implantation 
and remains crystalline. 
 During annealing, the regrowth of the amorphous region takes place. Growth 
begins at the α/c region where the amorphous silicon atoms re-align itself to the 
underlying seed layer. This is known as the SPER process. At the same time implanted 
dopants within the amorphous region are incorporated into substitutional sites as the α/c 
interface passes through their position. Normally, the dopants deactivate and return to 
their solid solubility concentration under equilibrium annealing (at high temperatures of 










Figure 2.1 Different damage regions in crystal caused by an amorphizing 
implantation. 
 
As SPER process takes place at sufficiently low temperature between 550 and 
850°C, the activated dopants remain frozen at the substitutional position and exist in a 
metastable phase [28, 29]. The metastable conditions permit dopant incorporation which 
exceeds its solid solubility limit. An example of such metastable dopant incorporation 
happens with indium when its concentration reaches 6×10
19
 cm-3 [29], a value which is 





2.2.1  Factors affecting SPER rate 
 
The amorphous-crystalline (α/c) interface moves toward the surface at a rate 
which is dependent on factors such as temperature, type of impurity, its concentration and 
crystal orientation.  
 
(a) Temperature effect 
Fig. 2.2(a) shows the schematic for a <100> oriented silicon wafer with an 
amorphous region to be re-grown. During SPER, the regrown layer thickness increases 
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linearly with time, indicating that the SPER process occurs at constant growth velocity 





tr = regrown layer thickness  
Figure 2.2 Solid-phase epitaxial regrowth versus annealing time for an amorphous 
implanted layer on silicon [30] 
 
 
 The growth velocity of SPER may be given by the Arrhenius expression [10]:   









     
 (2. 1) 
where:  
vo  : pre-exponential factor,  (~ 3.68×108 cm/s);  
Ea  : activation energy, (~2.76eV); 
k : Boltzmann constant; and  
T : growth temperature (K). 
 
Magnitude of Ea for silicon is approximately 2.76 eV [10], a value which is half 
that required for the diffusion of dopant in silicon (~4.0 eV). Owing to the reduced Ea, 
regrowth of the amorphous layer is completed in a much shorter time compared to the 
time required for appreciable dopant diffusion. Hence, complete activation is achieved 
without diffusion, a desirable feature which is much needed to realize ultra-shallow 
junctions. 
 20 
Apart from the temperature factor which affects the growth velocity of the 
amorphous front, other factors such as substrate orientation [30, 31] and doping level [32, 
33] also change the growth velocity. 
 
 
(b) Crystal orientation  
 
Fig. 2.3 shows the dependence of recrystallization of the amorphous layer which 
is strongly dependent on the crystal orientation [30-32]. A <100> substrate orientation 
grows approximately 3 times faster than a <110> sample and about 25 times faster than 
the initial growth rate for a <111> substrate. Although the varying crystal orientation 
changes the regrowth rate of the amorphous layer, the activation energy remains the same 
indicating the similar dependence on annealing temperature, as shown in Fig. 2. (b). 
 





































































Figure 2.3 (a) Regrowth rate versus the orientation of Si substrate for implanted 
amorphous Si annealed at 550 °C. (b) Arrhenius plot for isochronal anneal of 






(c) Effects of doping level 
Dopant incorporation in silicon has profound effects on the growth rate of SPER. 
When a small amount of dopant impurity is introduced into a silicon substrate, the SPER 
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growth rate increases. The enhancement continues until a critical dopant concentration is 
reached. After which, it falls appreciably with increasing impurity concentration. 
Typically, the critical concentration has a value that is close to or exceeds the equilibrium 
solid solubility of the dopant. These effects have been observed for the most useful 
dopants in silicon device fabrication, including phosphorus (P) [31-35] and arsenic (As) 
[31, 36-38] for n-type dopants, and boron (B) [31, 36, 38] and indium (In) [28, 29] for p-
type dopants. Of the four dopants, boron yields the highest enhancement factor (the SPER 
regrowth rate with impurity normalized with respect to that of the impurity free case), 
reaching values of 25 times [32], followed by phosphorus and arsenic with the 
enhancement factor of 6. Concentration profile of the implanted dopants also has an effect 
on the SPER rate. A uniform dopant profile which is achieved through multiple ion 
implantations would yield a different enhancement factor compared to a singly implanted 
dopant. Further details of the individual effects of dopants which include phosphorus, 
arsenic, boron and indium are included in the appendix A1.  
 
2.3  Extended defect evolution and dissolution during annealing 
Previous discussion on SPER has indicated that the amorphous region of the 
implantation profile re-crystallizes readily and the dopants within the amorphous region 
are activated at the same time. At the end-of-range (EOR), however, the repair of the 
crystal damage is more complex as it contains excess interstitial point defects. Due to the 
supersaturated amount of interstitial silicon which far exceeds the equilibrium solid 
solubility, these point defects evolve into dislocation loop during annealing [17]  
Fig. 2.4 illustrates the damage evolution from primary implant defects into 
secondary defects at the EOR of the implanted region. At room temperature, the 
implanted ions give rise to the formation of excess silicon interstitials. These interstitials 
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exist in different forms such as interstitial clusters and dopant-interstitial complexes due 
to their interactions. At subsequent high temperature annealing (between room 
temperature and 500 ˚C), the defects begin to evolve, where vacancies and interstitials 
recombine, annihilating some of the small interstitial clusters. The onset of SPER dopant 










•Dislocation loop formation 
•Dissolution of 
dislocation loops
•Extended defects form 
• <311> defects
 
Figure 2.4 Evolution of damage in implanted region during an annealing process.  
 
 
In the temperature range from approximately 500 to 900 ˚C, large interstitial 
clusters begin to form. Extended defects grow, and larger <311> plane defects (are 
observable in the silicon substrate. The <311> defects dissolve by injecting silicon 
interstitials into the substrate after annealing at higher temperature or for a longer period 
of time.  Growth of the dislocation loops are at the expense of the dissolution of the 
<311> defects [14, 18, 39]. These dislocation loops are stable [12, 13] within the 
temperature range of 500 to 900 °C and this may be seen in Fig. 2.5(a). Over time, the 
dislocation loops increase in size, seen with larger number of bound interstitials, as shown 
in Fig. 2.5(b). These dislocation loops begin to dissolve quickly either to the silicon 
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substrate or surface in the temperature range between 1000 and 1200 ˚C. The dissolution 
of these defects is governed by an activation energy of 5.6 ± 0.5 eV [11], indicating that 
dissolution of these defects takes place after the onset of strong dopant diffusion, which 




Figure 2.5 (a) Density of extended defects in the EOR, and (b) Density of interstitials 
bound by extended defects in the EOR as a function of annealing time at 750 °C. [14]  
 
 
Summarizing, dopant activation readily occurs for an amorphizing implant and 
this is achievable at low temperature annealing (T < 800 °C) through SPER. The EOR 
defects, however, evolve and remain stable under the SPER annealing. Dissolution of the 
defects requires a much higher annealing temperature which causes dopant diffusion. 
Ways to prevent the formation EOR defects are therefore crucial for a successful 
implementation of SPER annealing in device fabrication.  
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2.4  Carbon in silicon 
A possible solution to the EOR defect suppression is with the incorporation of 
carbon in silicon. Carbon is an interesting element which can function as a sink for silicon 
interstitials. This property is desirable as the diffusion of dopants, mediated by a silicon 
interstitial mechanism, is effectively suppressed [19-21]. In the presence of these 
interstitial sinks, secondary defects associated with implantation damage may essentially 
be eliminated [22, 23]. This section first provides a review on the mechanism behind the 
carbon sinking property, followed by a discussion on the effects of carbon on the 
enhanced boron diffusion and finally, the elimination of secondary defects. Electrical 
activity of carbon complexes and devices fabricated with the incorporation of carbon are 
also provided in the later part. 
 
2.4.1  Carbon as a sink for silicon interstitial 
 
 An early report on carbon as a sink for silicon interstitials is the carbon kick out 
mechanism [40], which has been proposed nearly 30 years ago. In this reaction, the 
substitutional carbon (Cs) interacts with silicon self interstitial (I) to form a highly mobile 
interstitial carbon complex (IC) which may be represented by equation (2.2). Schematics 
shown in Fig. 2.6 provide a graphical illustration of the reaction in the silicon lattice. 
   ICICS Û+         (2.2) 
As a result of the carbon kick-out mechanism, the silicon self-interstitials are 










(a)     (b) 
Figure 2.6 Schematics illustrating (a) an interstitial silicon located near a 
substitutional carbon species in a silicon lattice. (b) The resulting highly mobile 




 More recent simulation [41, 42] and experimental [43] works suggest some 
modification to the proposed kick-out mechanism. Instead of the formation of a highly 
mobile I-C complex, a carbon interstitial (Ci) is produced. Fig. 2.7 illustrates the modified 
reaction and can be represented by equation (2.3) 
    iS CIC Û+       (2. 3) 











(a)     (b) 
Figure 2.7 Schematics illustrating (a) an interstitial silicon located near a 
substitutional carbon species in a silicon lattice. (b) The resulting highly mobile 
interstitial carbon (Ci) species formed.   
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Although the proposed kick-out mechanism results in a different byproduct in the 
reaction, substitutional carbon remains a key component in the sinking mechanisms. This 
suggests that a process in which carbon is incorporated at lattice sites (epitaxy process) 
would have a better efficacy as a sink compared to carbon incorporation through 
implantation which requires an activation step prior to permitting its sinking mechanism.  
 
 
2.4.2  Carbon and the suppression of boron diffusion   
Evidence of carbon which function as sink for silicon interstitials may be observed 
in the diffusion of boron. The enhanced diffusion of boron is effectively retarded in the 
presence of carbon [20, 21, 44] .In order to appreciate how the retardation comes about, it 
is helpful to first understand the mechanism behind boron diffusion. This section first 
covers an overview on the kinetics behind boron diffusion, and then followed by 
discussions on the suppression of boron diffusion in the presence of carbon. 
 
 
2.4.3  Enhanced boron diffusion 
Boron readily dissolves into substitutional sites in silicon lattice when 
incorporated below its solid solubility. Diffusion of boron results from the capture of a 
silicon interstitial by a substitutional boron, Bs, in the silicon lattice results in the 










Figure 2.8 Schematics illustrating (a) an interstitial silicon located near a 
substitutional boron in a silicon lattice. (b) the resulting highly mobile boron 
interstitial cluster formed 
  
 
Diffusivities of boron are in linear dependence with the excess hole concentration 
and has led to the following proposal for boron diffusion in silicon [45, 46]: 
    
0
iSS BIBpIB ®+®++
+--     (2. 4) 
where  
-
SB : ionized substitutional boron; 
I  : silicon interstitial; 
p  : excess hole concentration;  
+I  : silicon interstitial with localized hole; and  
0
iB : neutral boron interstitial cluster. 
  
 
Owing to the formation of a neutral species, the boron interstitial cluster is able to 
diffuse over significant distance in the silicon lattice without significant scattering. In the 
presence of an excess of -SB  or I, the probability for the reaction to occur increases and 
this increases the rate of boron diffusion tremendously [19, 47].  
During the course of device fabrication, excessive I’s are frequently introduced in 
the silicon substrate. For example, oxidation is a processing step which brings about such 
an effect. During oxidation, because of the lattice mismatch at the interface between 
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silicon dioxide and silicon, silicon interstitials are formed in order to relief the stress at 
the region. Migration of silicon interstitials from the interface injects I’s into the silicon 
substrate which readily reacts with Bs in equation (2.4) to form the highly mobile 0iB . 
Diffusion enhancement due to the oxidation process is termed oxidation enhanced 
diffusion (OED). The OED of boron varies from 8 to 20 times the intrinsic diffusivity, 
which is dependent on the oxidation temperature [47]. 
Ion implantation is another processing step which introduces excess interstitials 
into the silicon substrate. As discussed in the previous section, implantation is very 
destructive to the silicon crystal and therefore produces excessively high concentration of 
point defects. The excessive I’s introduced by ion implantation lead to enhanced diffusion, 
which is termed transient enhanced diffusion (TED). TED is severe and leads to diffusion 
enhancement of several thousand times [19] the intrinsic diffusivity of dopants during the 
thermal cycles and this increases the difficulty of forming ultra shallow junction in 
MOSFETs.  
In summary, silicon interstitial is a major precursor for the cause of boron 
diffusion. During device fabrication, silicon processing inevitably induces an increase in 
silicon interstitials in the lattice and this enhances the diffusivities of boron through 
processes such as the TED and OED. In order to prevent the effects of enhanced 
diffusivities, a reduction in the concentration of I is necessary during device fabrication. 
 
2.4.4  Suppressed boron diffusion in the presence of carbon  
 The discussions provided previously have indicated that in order to diffuse, boron 
requires silicon interstitial (I). The presence substitutional carbon, however, consumes I 
with its sinking mechanism in equation (2.2). Consequently, boron diffusion is suppressed 
in the presence of carbon and the amount of suppression depends highly on the carbon 
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concentration [20, 42, 44].  Different methods of incorporating carbon in order to 
suppress boron diffusion have been attempted in order to utilize the sinking property of 
carbon. These demonstrations can generally be summarized into two different categories.  
First, the carbon profile, which is introduced either epitaxially or by implantation, 
overlaps with boron profile [19]. This method has been successful in fully suppressing 
boron diffusion. Fig. 2.9(b) shows that the diffusion of boron in a carbon rich substrate is 
significantly suppressed compared to the diffusion in pure silicon (Fig. 2.9(a)). The 
uniform carbon profile is achieved through multiple implantations which contain the 
boron profile (Fig. 2.9(c)).  The second category involves positioning a carbon rich region  
within a certain distance away from the boron profile [19-21]. Although there was no 
immediate overlap between these two elements, suppression of boron diffusion was 
achieved (Fig. 2.10). This was possible as the carbon layer function as a barrier which 
interrupts the diffusion of silicon interstitial from an interstitial source to interact with the 
boron atom. In effect, the formation of fast diffusing boron interstitial complex has been 
effectively prevented and this has led to suppression in boron diffusion. 
 (c) 
Figure 2.9 The profiles of boron after diffusion (a) without carbon, (b) with carbon in 
the substrate. (c) Uniform carbon profile achieved by multiple implantations into the 




Figure 2.10  Boron diffusion profiles for a superlattice containing a buried spike of 
substitutional carbon [19]  
 
 
2.4.5  Secondary EOR suppression 
 The precursor for boron diffusion is the presence of silicon interstitials (I). The 
evolution of secondary EOR defects also requires I’s (discussed previously). Therefore, it 
may be inferred that EOR defect can be suppressed in the presence of carbon. Although 
there were indications [19, 48] of reduction of defects during diffusion studies conducted 
with carbon and boron, investigations on the interaction between carbon and EOR defects 
are rare [22, 23, 49]. These demonstrations are usually performed using implantation of 
carbon which has a projected range corresponding to the EOR of the amorphizing implant. 
 
The suppression of EOR defect also shows a dependence on carbon concentration. 
A carbon concentration of 2×1019 cm-3 was needed to retard the nucleation of EOR loops 






2.4.6  Electrical activity in the presence of carbon 
 
 As a sink for silicon interstitials, carbon incorporation in silicon offers the 
potential of suppressing boron diffusion and eliminating implantation EOR defects. This 
would provide a solution to many issues associated with implantation and annealing.  
Carbon incorporation, however, is not one without tradeoffs. Practical implementation of 
carbon in actual device processing is hampered by the concerns on the electrical activity 
of carbon-related defects in silicon [24, 25, 50].  
 Carrier generation lifetime is an important parameter which determines the quality 
of junction where large carrier lifetime is necessary for improved carrier injection 
efficiency and low leakage current in the junctions. The carrier lifetime is degraded in 
devices incorporated with carbon [24, 25]. Demonstrations show that the degradation has 
a dependence on carbon concentrations [24]. Although no exact explanation was given, 
carbon silicon complexes [25, 50] or carbon interstitials [50, 51] are generally believed to 
be the culprit for the inferior performance of Si1-yCy devices. 
 Excessive presence of carbon interstitials (> 2.1×1020 cm-3 [50]) causes mobility 
degradation [26, 50]. Investigations using Hall measurements have revealed that when 
carbon incorporation into substitutional sites is not efficient, tensile strained Si1-yCy 
experiences a drop in the mobility [50]. The mobility degradation is attributed to the 
presence of carbon interstitials in the substrate. 
 Carbon in silicon also forms complexes readily. The formation of such complexes 
leads to an additional ionized impurity level which leads to enhanced electrical activity. 
Indium, for example, reacts with carbon to form an alternative carbon indium complex in 
silicon [52] ( ssss InCInC -®+ ). ss InC -  introduces an energy level with an ionization 
energy of 0.111 eV [53]. Coupled with better lattice matching of ss InC - to the silicon 
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lattice compared to In and silicon, an enhancement in activation of as high as 100 times 
has been observed [52]. 
 Boron is also known to deactivate in the presence of excessive amount of 
implanted carbon [54]. The work revealed that a carbon dose in the range of 2×1014 cm-2 
was required to suppress boron diffusion but led to serious deactivation of boron (~ 50 
times of the active dose of the control boron). When performing an activation step after 
the carbon implantation, however, the deactivation is reduced significantly to 2 times 
reduction in the active boron concentration compared to a silicon control.  
 Finally, while maximum carbon incorporation in silicon is necessary for the 
suppression of boron enhanced diffusion (~1×1020 cm-3), and EOR defects (~2×1019 cm-3), 
the impact of electrical activity of carbon on the performance of the devices has to be 
considered. More specifically, it is the interstitial carbon which is responsible for the 
electrical degradation. Care, therefore has to be taken in order to minimize the presence of 
the species during device processing in order to fully exploit the potential of carbon’s 
sinking effect of the silicon interstitial. 
 
2.5  Devices with incorporated carbon 
 
 
The suppression of boron diffusion in the presence of carbon has found its way 
into the fabrication of silicon devices. Carbon application has been focused in exploiting 
its function as a barrier to boron diffusion in specific regions of the silicon device. Some 
of these applications were demonstrated in the hetero-junction bipolar transistor (HBT), 




2.5.1  Heterojunction bipolar transistor (HBT) 
 
Bipolar junction transistors (BJTs) have experienced tremendous boost in its high 
frequency performance with the incorporation of a graded SiGe layer as the base of the 
device. The modified BJT is known as the HBT. By implementing the graded layer, the 
conduction band of the silicon experiences steeper band bending in the base of the HBT 
and this significantly decreases the electron base transit time [55, 56] during the transistor 
operation. 
Carbon incorporation has been successful in this aspect in facilitating the 
formation of a narrow boron base region of npn HBTs. Fig. 2.11(a) shows the broadening 
of the boron profile in a silicon substrate, which occurs readily in the device fabrication 
upon subsequent implantations and annealing [25]. The incorporation of carbon which 
overlaps the profile of boron significantly suppresses the diffusion of the latter, as seen in 
Figs. 2.11(b) and 2.11 (c).  
 
 
Figure 2.11 SIMS profiles of (a)Si0.8Ge0.2, (b)Si0.795Ge0.2C0.05, and (c)Si0.795Ge0.2C0.005  
following ion implantation and annealing at 755 °C [25]. 
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Accordingly, a narrower base led to improved electrical performances of the 
device. The broadening of the base profile (Fig. 2.11(a)) decreased Ic and Early voltage 
(Fig. 2.12 (a)). In comparison, the carbon HBT with a narrower base maintained a higher 
Ic and larger early voltage. Such desirable demonstration of carbon incorporation at the 
device level has led to interests [19-21, 44, 57] in the diffusion studies of boron in the 





Figure 2.12 Gummel plots and collector current versus base-collector voltage plots 





2.5.2  Metal oxide semiconductor field effect transistor (MOSFET)  
 
 Although it has been well known that carbon suppresses the diffusion of boron in 
silicon, its application in MOSFET processing has received somewhat lesser attention 
compared to that of the HBT device. This may largely be attributed to the advancement in 
modern annealing techniques which consistently met the requirements of MOSFET 
fabrication. There were also concerns regarding the electrical activity associated with the 
introduction of carbon related defects in silicon. Nevertheless, as the scaling of the 
MOSFET continues into the 65 nm feature size, interests in the incorporation of carbon to 
control boron diffusion have resurfaced. Interesting and novel architecture has been 
proposed mainly to control the short channel effects in the miniature MOSFET.  
 An early work on carbon incorporation involved introducing a buried carbon rich 
region either by means of implantation or epitaxy [58]. The carbon region was 
intentionally positioned at sufficient deep location such that it was away from the 
depletion region of the junction. This was to minimize adverse effects of carbon induced 
leakage current while utilizing the advantage of carbon in boron diffusion suppression. 
The devices containing silicon carbon showed improved performance in the reverse short 
channel effect where an improved uniformity in the threshold voltage can be observed 
(Fig. 2.13).  
 More recently, however, the carbon layer was not positioned in a buried location. 
Instead, it overlapped with the boron rich region. Success in such implementation was 
demonstrated in MOSFETs with a sub-50 nm channel length, which used a Si1-yCy layer 
[59], or SiGe:C [60]  layer for the control of short channel effect (SCE). Fig. 2.14 shows 
that by introducing a two-layered SiGe:C barrier, the diffusion of boron is effectively 
suppressed [60]. Accordingly, the SCE in the 40 nm channel may be significantly reduced 
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where the off leakage current is reduced by approximately 5 orders of magnitude (Fig. 
2.14(b)). 
 
Figure 2.13 Threshold voltage as a function of gate-length for the devices 




(a)     (b) 
 
Figure 2. 14 (a) The profiles of boron halo in Si and SiGe:C layer, (b) ID-Vgs sweep 





2.5.3  Strained silicon MOSFET 
 
 Straining of the silicon substrate has been widely studied in recent years as the 
hunger for improved drive current performance in MOSFET continues. Enhanced 
electron mobility has been attributed to conduction band splitting, resulting in the 
lowering of the in-plane effective mass and reduction of inter-valley scattering [61], while 
hole mobility enhancement is due to the tensile strain splitting of heavy and light hole 
bands at the zone center and a shift of the spin-orbit band [62]. In general, a compressive 
strain leads to improved mobility in pMOSFET, while a tensile strain leads to enhanced 
mobility of both the nMOSFET and pMOSFET,  
 
 Carbon by itself has a lattice constant which is smaller than silicon. When 
incorporated at levels of alloy composition (> 0.8 %), it is sufficient to cause sufficient 
strain in silicon. A layer of Si1-yCy alloy when grown on top of a silicon substrate 
experiences the beneficial tensile strain. A drive current improvement of approximately 
28 % was reported for pMOSFET [63].  More recent development involves the use of Si1-
yCy alloy stressors where the alloying is performed though a selective epitaxy process 
located solely at the source and drain region. Such straining has resulted in an 
improvement of 50 % in the drive current of nMOSFET [64]. 
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CHAPTER 3 
Growth and characterization of carbon in silicon 
 
As this research work is geared towards incorporating carbon in silicon for the 
purpose of the fabrication of MOSFETs, it is useful to first understand issues related to 
the presence of carbon in silicon. For example, how the carbon content and its location in 
the silicon substrate would affect the material properties. Such information could help 
assess the quality of the starting carbon containing silicon wafers (these will be referred to 
simply as ‘Si1-yCy’ subsequently) and the effects of subsequent processing for device 
fabrication. This chapter first provides an overview on the epitaxial method of carbon 
incorporation, i.e., chemical vapor deposition (CVD). The characterizations of the grown 
carbon layer, supplied by Chartered Semiconductor, in terms of the carbon content, 
thickness, etc are subsequently described.  
 
 
3.1  Carbon in silicon 
 
 Carbon has a relatively low bulk solid solubility of ~3-4×1017 cm-3 in silicon [65] 
at room temperature.. For most of the common impurities in silicon, precipitation is 
expected to form when the concentration exceeds the corresponding solid solubility. 
However, in the case of carbon, the formation of silicon-carbon (SiC) precipitates in 
silicon is an extremely slow process due to the high surface energy required for the 
formation [66]. Hence in silicon, carbon exists in an assortment of metastable complexes 
such as the substitutional carbon (Cs), interstitial carbon (Ci), and carbon interstitial 
complexes. Of all these carbon species, only Cs is desirable as the rest are electrically 
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active and may cause electrical devices to deviate [24, 25, 58] from their intended 
functions. 
 
3.1.1  Epitaxy Incorporation of carbon 
  
Carbon readily occupies substitutional sites in silicon when incorporated below its 
equilibrium solid solubility. However, owing to the low solubility limit of ~3×1017cm-3, 
Cs incorporation becomes difficult under a thermal equilibrium environment. Kinetically 
dominated crystal growth techniques, such as the chemical vapor deposition (CVD) or 
molecular beam epitaxy (MBE), have been successful in incorporating high 
concentrations of carbon. Owing to a higher surface solubility compared to that in the 
bulk, significantly higher quantity of carbon may be incorporated into substitutional sites 
through epitaxial growth. In principle, the amount of incorporated carbon can be as high 
as 104 times compared to bulk crystal growth techniques, such as Czochralski method 
[67]. Through epitaxy, carbon incorporation of up to 2.5% in silicon has been 
demonstrated. 
 
Methylsilane ( 33CHSiH ) is the simplest gas precursor used in the incorporation of 
carbon during epitaxy as it does not require the breaking of Si-C bond. During the silicon 
epitaxial process, decomposition mechanism from silane ( 4SiH ) [68] proceeds as follows 
34 *2)( SiHHgSiH +®+   (3. 1) 
23 * SiHHSiH +®+    (3. 2) 
SiHHSiH 22 22 +®    (3. 3) 




The required sites on the surface for adsorption to occur are represented by (*). 
Within reactions (3.1) and (3.2), surface sites are consumed and then regenerated upon 
the formation of the epitaxial layer in (3.4). In the presence of 33CHSiH , an additional 
reaction occurs and this may be represented by: 
44332 )()( SiCHgSiHgCHSiHSiH +®+  (3. 5) 
 
4SiCH is the main species required for incorporating carbon. The species diffuses 
over the surface over H covered sites and may be inserted into surface sites with HSi - or 
HC -  bond. 
 
3.1.2  Maximizing substitutional carbon incorporation 
 
Substitutional carbon content is highly dependent on the epitaxial growth factors 
such as the deposition temperature and growth rate. A lower deposition temperature 
results in an increase in substitutional carbon (Cs) fraction [67, 69]. This can be seen in 
Figure 3.1, where a low growth temperature between 550 to 650 °C is necessary to 
maximize the amount of Cs incorporated. By lowering the temperature, the mobility of 
carbon on the surface during growth is reduced and thus, increasing the probability of 
incorporating carbon into the substitutional sites. Fraction of Cs also increases when a 
lower carbon content is incorporated. At a low carbon content of < 0.7 %, it is reasonable 
to assume 100 % Cs incorporation [69, 70].   
Other parameters which determine the fraction of Cs incorporated include the 
partial pressure of the gas precursors and the epitaxial growth rate. Higher partial pressure 
of silane used in the growth also assists in incorporating larger amount of Cs [70]. An 
epitaxial carbon layer grown at a higher growth rate increases Cs fraction [67]. 
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For the purpose of this work, the carbon incorporated into silicon is of the level of 
impurity concentration (< 0.2%) rather than alloy composition (> 0.8 %). Although we 
have used a minimized amount of carbon content for device fabrication, the above 
mentioned growth parameters remain important considerations when incorporating Cs. 
 
 
Figure 3.1 Substitutional carbon content (measured by XRD) versus total carbon 
content (measured by SIMS) for Si1-yCy films grown by Chemical Vapor Deposition 




3.2  Quantification of the carbon content 
 
Secondary ion mass spectrometry (SIMS) is often utilized to determine the 
chemical composition of impurity level in semiconductors. The total carbon concentration 
which consists of substitutional and interstitial carbon may be measured by SIMS. As the 
growth conditions used in this work incorporate substitutional carbon (Cs) in the substrate, 
high resolution X-ray diffraction (HRXRD) is a possible alternative to characterize the 
quantity of Cs in the epitaxial layers. This section covers the methods used for the 
quantification of the carbon content by means of HRXRD rocking curve. 
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3.2.1  Quantification of substitutional carbon with HRXRD rocking curve 
 
High resolution X-ray diffraction (HRXRD) is a sensitive method for determining 
the lattice constant of crystals. When deposited below its critical thickness, the Si1-yCy 
layer grown on a silicon substrate experiences a tensile strain in the plane parallel to the 
surface of the silicon. Schematics in Fig. 3.2 illustrate this effect. The strain causes a 




, in the direction perpendicular to 
the silicon substrate surface.  
The vertical lattice constant is a function of the incorporated carbon content which 





























1211       (3.6) 
 
where C11(y) and C12(y) are the elastic constants of Si1-yCy and )(1 ya
relaxed
CSi yy-
is the relaxed 
lattice constant of carbon. For carbon content of an alloy composition, these constants are 
linearly interpolated between those of single crystal silicon and diamond according to 
Vegard’s law. The strained and relaxed Si1-yCy lattice constants plotted against the 
chemical fraction of the carbon composition, y, is shown in Fig. 3.3. Using HRXRD 
rocking curve measurements, the vertical lattice constant can be accurately determined. 
The carbon composition of pseudomorphically strained Si1-yCy on silicon may then be 















Figure 3.2 Schematics illustrating (a) the lattice arrangement of a silicon 
substrate, and (b) a pseudomorphically strained Si1-yCy layer grown on top of a 
silicon substrate. 
ySi









 indicate the lattice constant of the carbon layer in the 
indicated direction. 
 
































Carbon fraction  
Figure 3.3 Lattice constant of silicon, relaxed Si1-yCy and strained Si1-yCy as a 
function of carbon fraction. Inset indicates the value of lattice parameters of 
single crystal silicon and carbon. 
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3.2.2  Deviation from Vegard’s law at low carbon concentration 
 
 Linear interpolation using Vegard’s law applies to alloys with large carbon 





 deviates significantly from the linear interpolation and follows more closely the 
following expression [72] : 
















^  ,    (3.7) 




the relaxed lattice parameter of the Si1-yCy alloy. C11(y) and C12(y) are again the elastic 
constants of the alloy which are determined by a linear interpolation between the values 




 with equation (3.7) is shown in Fig. 
3.4, where it is seen that the equation provides a better prediction of carbon composition 
with the perpendicular lattice constant compared to Vegard’s law.  
  




 of a 
pseudomorphic Si1-yCy epilayer for y < 0.12 %. Dashed lines: calculated lattice 
parameters according to Vegard’s rule between Si and C; dash-dotted lines: 
calculations using Vegard’s rule between Si and β-SiC; solid lines: theoretical data 






3.2.3  HRXRD rocking curve to determine the composition of the epitaxial layer 
 
In this and subsequent sections, preliminary work carried out to determine the 
composition of epitaxially grown Si1-yCy layer will be described. Fig. 3.5 shows an 
example of a ω-2θ HRXRD rocking curve scan for a tensile strain Si1-yCy layer grown 
pseudomorphically on a silicon substrate at an incident orientation [004]. The highest 
peak at an ω-2θ angle at 0 sec represents the substrate peak. Measurement indicated in arc 
seconds (1/3600 degrees) is representative of the deviation of the epitaxial layer from the 
substrate peak. At an angle of approximately 700 sec, a secondary peak is present and this 
is indicative of the layer grown on the silicon substrate. 
  



























Figure 3.5 A ω-2θ rocking curve measurement of a pseudomorphically strained 






 The carbon content may be extracted from this figure by first extracting the 

















, the value may then be substituted back into equation (3.7) in order to solve for y, 
the value for the carbon content. 
 Qualitatively, an increase in the distance, wD , indicates that the amount of strain 
in the epitaxial layer has increased. For a pseudomorphically incorporated film, this 
suggests that the composition of the alloy has increased, as shown in Fig. 3.6, where the 
wD  increases from 400 sec to approximately 600 sec as the carbon composition increases 
from 0.5 % to 0.8 %. 
 




































Figure 3.6 The angular distance between the epitaxial layer peak and the substrate 
peak increases with higher carbon content. Inset: Structure and the physical 




3.2.4  Simulation of HRXRD rocking curve for the determination of the thickness 
and composition of epitaxial layers 
 
An understanding of the rocking curve measurement provides an intuitive method 
to analyze the quality of singly deposited epitaxial layers. However, the fabrication of 
devices requires more complex epitaxial structures which usually consist of several layers 
of different composition. Each layer modifies the X-ray diffraction pattern and this effect 
is cascaded over several layers which make the extraction of the properties of the 
epitaxial from the rocking curve measurement more complicated.  Difficulty also arises 
when the carbon fraction is too low and this causes the layer peak to convolve with the 
substrate peak.  
Analysis of the rocking curve under such circumstances requires numerical 
iteration. Mathematical simulation of the rocking curve has to be performed in order to 
extract the information of the layers. Rocking curve simulation involves solving a series 
of mathematical expressions [73] which model the X-ray diffraction as it passes through 
multiple epitaxial layers. For the purpose of fitting of the rocking curve simulation, “X-
Pert Epitaxy and Smoothfit Software” by PANanalytical, was used. 
An example of a fitting of the rocking curve simulation to the measurement is 
shown in Fig. 3.7. The sample grown has two epitaxial layers where Si1-yCy is first 
deposited followed by a silicon cap layer. The expression in equation (3.7) is used to 
replace Vegard’s Law in order to provide a more accurate representation to the change in 
lattice parameter with carbon content [72]. The parameters of carbon content, y and 
thicknesses of the Si1-yCy and silicon cap are varied iteratively until a reasonable 
agreement is obtained between the substrate, layer and fringes peaks. Table 3.1 
summarizes the physical parameters of the epitaxial layers extracted from the fitting of 
the rocking curve simulation. 
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Figure 3.7 Fitting of a rocking curve simulation performed to model an actual 
structure with two epitaxial layers. Inset shows the structure with a silicon cap layer 











Table 3. 1 Extracted parameters of the epitaxial layers from the fitting of the rocking 
curve simulation. The sample has two epitaxial layers where Si1-yCy is first deposited 
followed by a silicon cap layer. 
 
 
 As most of the structures used in the work of this thesis involve at least two 
epitaxial layers, the fitting of the simulation is performed in order to obtain a more 





3.3  Determining the flow rate of methylsilane for the incorporation of 
carbon 
  
Previous discussions suggest that a suitable amount of carbon is required in order 
to observe the effects of carbon, i.e., ~1019 cm-3 to suppress the diffusion of boron [42, 54] 
and ~2×1019 cm-3 to suppress the formation of implant defects [23]. Incorporation of 
excess carbon [54], however, results in undesirable electrical effects in the fabricated 
devices. Therefore, information on the growth conditions and the incorporated carbon in 
the layers is important in order to ensure the desired carbon content. This section 
determines the appropriate methylsilane flow rate required to incorporate suitable 






Figure 3.8 Structure of the epitaxial layer used in determining the flow 
rate of methylsilane. 
 
Wafers were prepared by means of a low pressure chemical vapor deposition 
(LPCVD) system in Chartered Semiconductor Ltd. using a proprietary recipe. Growth 
conditions were tuned to maximize the incorporation of substitutional carbon with 
conditions discussed in section 3.1.1. Total growth time for the layer was kept the same. 
Test structure used in the growth is shown in Fig. 3.8. The thickness of Si cap layer was 
set to be the same as the thickness of the carbon (Si1-yCy) layer.  
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Fig. 3.9 shows the evolution of the layer peak with higher methylsilane flow rates. 
At a flow rate of 10 sccm, a shoulder is seen on the right side of the substrate peak, 
indicating tensile strain in the deposited epitaxial layer. Increasing the flow rate of 
methylsilane results in more defined secondary peak located further away from the 
substrate peak, indicating higher tensile stress in the epitaxial layer grown. This results 
from larger carbon content in the epitaxial layer. Higher carbon content has a smaller 
lattice constant which leads to a larger strain in the epitaxial layer. The larger tensile 
strain is then manifested in the formation of the secondary peak. The fitting of the rocking 
curve scans with the theoretical model performed in order to extract the information on 
the thicknesses of the epitaxial layers and carbon content is as shown in Fig. 3.10. 
Sometimes, when the growth is not properly controlled, the layers grown will not be as 
intended. In that case, theoretical model cannot fit nicely to the rocking curve scan. Hence, 
the good fits shown in Fig.3.10 suggest that the layers grown are of good crystalline 
property, as opposed to perhaps a polycrystalline structure or a relaxed epitaxial layer. 
 








 10 sccm  50 sccm
















Figure 3.9 ω-2θ HRXRD rocking curve scans performed on the grown Si1-yCy 
epitaxial layers with different methylsilane flow rates. 
 
 51 
Epitaxial layer parameters such as the carbon content and layer thickness, derived 
from the rocking curve simulations are shown in Figs. 3.11 and 3.12, respectively. Carbon 
content in the epitaxial layer increases linearly with increasing methylsilane flow rate, 
between 10 and 75 sccm. Beyond that, the rate of increase decreases, suggesting the onset 
of carbon incorporation into interstitial sites at higher flow rates of methylsilane [70]. 
Although this poses uncertainty in the accuracy of HRXRD for interpreting the carbon 
content, the carbon concentration in this work remains lesser than 0.3 % which falls 
within the linear region where the fraction of substitutional carbon incorporation is 100 % 
[70].  
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Figure 3. 10 Rocking curve simulations performed on samples with two epitaxial 
layers, Si1-yCy followed by a silicon cap layer, as shown in the inset in (a). The Si1-yCy 
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Figure 3.11 Carbon content in the layers with  different methylsilane flow rates. 
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Figure 3.12 Thicknesses of the carbon layer, capping layer and the total epilayer  




 Fig. 3.12 shows the thicknesses of various layers of the samples: the carbon and 
capping layers, and the total epitaxial layers. The carbon layers have approximately equal 
thicknesses of 155 nm and the cap layer is approximately 170 nm. These variations lie 
within 6 % differences, indicating that the methylsilane flow rate has little impact on the 
growth rate of these layers. Introduction of the gas into the epitaxial growth decreases the 
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epitaxial growth rate slightly. This is seen from the different thicknesses of the carbon 
layer and cap layer in Fig. 3.12, despite the same deposition time used. 
Based on the results presented in this chapter, a methylsilane flow rate of 
approximately 20 sccm is sufficient to yield a high enough carbon content such that the 
effects of carbon on defect suppression and boron diffusion will be observed. The 
incorporation of methylsilane to the gas flow during CVD did not change the growth rate 
significantly, a difference of ~6 %, and this indicates that it is reasonable to assume the 
same growth rate under the given growth conditions. 
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CHAPTER 4 




4.1  Introduction 
Removal of secondary end-of range (EOR) implantation defects has been one of 
the major challenges in annealing technologies. Evolution of these defects, during 
annealing enhances dopant diffusion [19] and if the annealing is incomplete, residual 
defects result in an undesirably high junction leakage in the electrical device [16]. Carbon 
incorporation offers an attractive solution as it facilitates the annealing of secondary end-
of-range defects [22, 23, 49] under severely damaged conditions caused by ion 
implantation. Investigations on defect suppression usually involve carbon incorporation 
and a standard annealing [22, 23, 49] performed typically at a high temperature of 
approximately 1000 °C.  
Little is known, however, about carbon incorporation and the elimination of EOR 
defects under the solid phase epitaxial regrowth (SPER) annealing, which takes place at a 
substantially reduced temperature of between 550 to 850 °C. In this chapter, the 
possibility of carbon in preventing secondary EOR defect formation in the SPER 
temperature range is assessed. It is intended that the information obtained from this study 
is useful for reducing EOR defects in devices activated by SPER annealing, which forms 
the later stages of the research work.  
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4.2  Indium as EOR markers 
Indium is a large atom with an atomic mass unit of 115 that can cause severe 
damage to the silicon lattice during implantation. This leads to the formation of an 
amorphous layer at a relatively lower amorphizing threshold of approximately 5×1013 cm-
2 [39]. The amorphous region is required to create the EOR defect band in silicon lattice, 
as discussed in Chapter 1.  
 
An interesting property of indium lies in its diffusion behavior. Despite its large 
atomic size, indium is highly mobile and segregates into the EOR dislocation loops when 
they are present [18, 39, 74]. Given an amorphizing indium implantation, dislocation 
loops forms during annealing. These loops act as trapping sites for the indium atom. Also 
during annealing, the indium ions diffuse and the diffusion of indium ion during 
annealing is interrupted upon entering the dislocation loops. This causes an accumulation 
of indium ion within the dislocation region, which is manifested as indium peaks in the 
secondary ion mass spectroscopy (SIMS) measurement after annealing. This trapping 
reaction is given by [18, 39]: 
In  + Iin_loops ↔ In-Iin_loops  
where In is the indium ion,  Iin_loops is the interstitial in EOR dislocation loops, In-Iin_loops 
is the indium ion trapped by EOR dislocation loops.  
This unique behavior of indium diffusion may be exploited as an indicator for the 
presence of EOR dislocations. Using indium ion as marker reduces the analysis time as 
secondary ion mass spectroscopy (SIMS) data may be used to indicate the presence of the 




4.3  Determining indium dose for EOR defect formation 
Implantations were performed on p-type <100> 200 mm wafers at 115 keV with 
doses ranging from 4 ´ 1013 to 5 ´ 1014 cm-2. This dose range is suitably low and falls 
within the implantation conditions used for a standard CMOS fabrication process, where 
the indium implantation is suitable for the halo implant in device structure. The 
implantations were followed by spike annealing, which involved heating wafers to a 
temperature of 650 oC for a 20 s (soak stage) for solid phase epitaxy regrowth of the 
amorphous region. This was followed by temperature ramping at a rate of 250 oCs-1 
(spike stage) to 1050 oC. The high temperature ramping rate was intended to achieve 
minimum possible dopant diffusion during the dopant activation and defect dissolution. 
 
4.3.1  Results and discussion 
Figure 4.1 depicts the indium profile after implantations and annealing for 4 doses 










. The onset of implantation EOR 
defects formation [18, 39, 74] is observed at an indium implantation dose of 7×1013 cm-2, 
at which the divergence of the indium profile into two peaks becomes observable: a 
shallow peak (first peak) and a deeper peak (second peak), as shown in Fig.4.1.  Hence, 
the critical indium implantation dose necessary for amorphization is 7×1013 cm-2.   XTEM 
performed on a sample with an indium implant of dose of 1 × 1014 cm-2 is shown in Fig. 
4.2 and it verifies the presence of secondary defects in the deep indium EOR region. 
However, in the samples prepared in this experiment, there are no observable defects 
corresponding to the first indium peak. 
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          7 x 1013
          1 x 1014
          5 x 1014
 
Figure 4.1 Indium profile after implantation, at doses ranging from 4 × 1013 to 5 × 
1014 cm-2, and spike annealing at 1050 ˚C. The segregation of indium into two 
peaks are observed at a dose of 7 × 1013 cm-2 and above, suggesting the formation 
of EOR at these implant doses.  
 
 
At an implantation dose higher than 7×1013 cm-2, two effects are observed. First is 
the shift of the first peak towards the surface of the silicon and another is the deepening of 
the second indium peak into the substrate.  As the implantation dose increases, the 
thickness of the amorphous region increases. This causes a shift in depth of the boundary 
of the amorphous-crystalline region in the substrate which changes the location of the 
secondary EOR, where indium segregates into. These results are consistent with 
previously published data [18, 39, 74]. However, at the dose of 5×1014 cm-2, an 
anomalous behavior of indium is observed. Instead of the expected formation of two 
indium peaks, three peaks are present with the additional peak present at 40 nm depth. 
This depth corresponds to the projected range of the implanted indium energy. This may 
indicate the presence of indium precipitate in that region as a result of the high 
implantation dose of 5×1014 cm-2. As indium precipitate is formed, indium may become 
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immobile and thus preventing its segregation into the dislocation loop. Hence, the 
resulting three peaks.  
 
Figure 4.2 XTEM Image showing the presence of dislocation loops at indium implant 
dose of 1×1014 cm-2 at a depth of ~70 nm.  
 
The results in this experiment indicate that an indium implantation dose of 1×1014 
cm-2 is a suitable dose to induce observable implantation damage that can be removed by 
the spike annealing at 1050 ˚C. In addition, at a higher dose of 5×1014 cm-2, solid 
solubility of the indium ion may have been exceeded, causing precipitation to be formed 
which renders the indium ions immobile. This prevents indium segregation into the EOR 
dislocations. 
 
4.4  Indium segregation with different annealing temperature  
Upon identifying the suitable indium implant dose for it as EOR markers (at high 
temperature annealing), annealing is performed in a reduced temperature range to assess 




4.4.1  Experimental Setup 
The experiment for this investigation comprised two samples, one with a Si1-yCy 
layer (the carbon sample) and another is a pure silicon substrate (the control sample) The 
samples were implanted with indium dose of 1 ´ 1014 cm-2 at 115 keV. This dose was 
chosen based on the findings reported in Section 4.3. It should cause sufficient damage 
during implantation and its effect observable by the SIMS profile as well. The two 
samples were annealed under different conditions. The carbon sample was broken into 1 
× 1 cm2 pieces and subjected to annealing together with the control silicon samples to 
have identical thermal exposures. Furnace annealing was carried out at temperatures 
ranging from 650 to 800 ˚C for 2 minutes and another only at 650 ˚C for 20 s. Table 4.1 





650 2 minutes 
750 2 minutes 
800 2 minutes 
650 20 s 
 
Table 4.1 The annealing temperature and time for the various samples. 
 
 
The annealing at 650 ˚C for 20 s is just sufficient for the regrowth of the 
amorphous layer to regain its crystalline silicon structure, which means it is only adequate 
to repair the amorphized layer due to the implantation of indium ion, but the temperature 
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may not be sufficiently high for the removal of the EOR defects.  The purpose is to 
investigate the suitability of indium as EOR markers at such a low temperature. 
 
4.4.2  Results and Discussions 
 Figure 4.3 shows the indium profiles in silicon after a 2 minute furnace annealing 
performed on a sample at the temperatures of 650, 750 and 800 ˚C. An as-implanted 
profile is also shown in the figure. As expected, the secondary ion mass spectroscopy 
(SIMS) profile reveals the segregation of indium into two peaks, indicating the presence 
of the implant dislocations. The first indium peak is located at the surface region at a 
depth of approximately 20 nm and a second indium peak located deeper in silicon, with 
depth ranging from 75 to 100 nm.  


























Figure 4.3 SIMS measurements indicating the profiles in silicon of implanted 
indium at 115 keV and 1×1014 cm-2 after annealing in nitrogen ambient for 2 
minutes at 650, 750 and 800 ˚C 
 
Features indicative of indium segregation is already observed after a 2 minute 
anneal at 650 ˚C, as shown in Fig. 4.3. The indium profile is sensitive to the annealing 
temperature and becomes increasingly diverged at higher temperature. While the first 
indium peak moves towards the surface with increasing temperature, the second indium 
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peak intensifies and shifts deeper into the substrate. This profile shift may be explained 
based on the transient enhanced diffusion (TED) [39] of indium which takes place within 
this temperature range of 700 to 800 oC.   
 Fig. 4.4 depicts the indium profiles in pure silicon sample after different RTAs: 
650 oC-20 s annealing and 1050 oC spike annealing. The as-implanted indium profile 
(implant dose of 1´1014 cm-2 at 115 keV) shows a normal Gaussian shape with a 
projected range at 45 nm depth. During annealing at 650 ˚C for 20 seconds, movement or 
diffusion in the indium dopants is observed. Interesting thing to note is the pile-up of 
indium dopants at the surface of the silicon and also a slight emergence of the second 
indium peak in silicon. Both the indium surface pile-up and segregation indicate that at 
the temperature of 650 ˚C, indium ions are already very mobile and the emergence of the 
second peak is most likely due to the presence of EOR. 
 For sample subjected to a spike annealing at 1050 ˚C, the indium ion pile-up at the 
silicon surface region disappears, with the indium profile at the surface similar to the as-
implanted form, as shown in Fig. 4.4. This is most likely because indium out diffuses 
easily. When the samples were subjected to an instant of high temperature at 1050 ˚C, the 
surface pile-up out-diffused, leaving behind the observed profile at the surface region. At 
the deep end, distinct segregation of the indium EOR peak is observed. There is also an 
increase in diffusion of indium deeper into the silicon, observed with the broadening of 
the indium profile. 
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Figure 4.4 SIMS measurements of indium profile (implant dose of 1´1014 cm-2 at 115 
keV) after different annealing conditions. Segregation of indium into dislocation 
loops is observed at 650 ˚C.  
 
 In conclusion, the application of indium as an indicator for EOR defects in the the 
SPER annealing temperature range of between 650 and 800°C has been demonstrated. It 
has been observed that indium segregation occurs at as low a temperature of 650 oC and 
for as short an annealing time of 20 s. Annealing at higher temperatures at 750 and 800°C 
makes the segregation more apparent, possibly due to more indium diffusion. 
 
 
4.5  Eliminating indium EOR defect using substitutional carbon  
4.5.1  Background 
 The incorporation of carbon in silicon substrate has been reported to act as an 
effective sink [20, 23, 43, 57] for silicon interstitials. Two main methods can be used to  
incorporate carbon: implantation [23, 48] and epitaxial growth [69, 70, 75]. In terms of 
defect removal and elimination of boron TED, the former [22, 23, 49] approach is 
commonly used. The carbon implantation by itself causes damage to the silicon lattice. 
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Consequently, the carbon atoms need to getter their own interstitial damage in addition to 
the damage caused by the ion implantation of dopants, thus reducing their efficacy as 
interstitial sinks [48]. On the other hand, the epitaxial method incorporates carbon directly 
into substitutional sites [19, 20, 43, 57] in silicon, hence such carbon incorporation is 
expected to be more effective in the suppression of boron diffusion. In addition, 
application of epitaxial carbon for the suppression of EOR defects has yet to be 
demonstrated although it is believed to yield good effectiveness. 
In this section, we investigate the possibility of epitaxial carbon in preventing 
clustering of silicon interstitials by growing a thin layer of Si1-yCy epitaxy at the indium 
EOR region. Schematics in Fig. 4.5 illustrate a typical damage profile resulted from an 
amorphizing implantation (Fig. 4.5(a)), and the region where the substitutional carbon 
layer is to be grown (Fig. 4.5(b)). The objective of the experiment is to eliminate the 
secondary EOR defects. Since carbon is incorporated through epitaxy, accurate and 
precise carbon doping profile is achieved compared to implanted carbon which requires a 











   (a)      (b) 
Figure 4.5 Schematics showing (a) Damage profile resulting from an amorphizing 
implantation, and (b) the intended relative position of substitutional carbon layer, 





4.5.2 Effects of substitutional carbon incorporation on implanted indium end-of-
range (EOR) defect under high temperature spike annealing conditions 
Two types of sample, with and without carbon incorporation in silicon substrate, 
were prepared. The first type of sample (Sample 1) was a silicon substrate without the Si1-
yCy epitaxy layer and it was used to investigate the severity of indium implant damage. A 
high indium implant dose of 1´1014 cm-2 was performed on p-type (100) wafers at 115 
keV. This dose was sufficiently high for self amorphization to occur [39]. Spike 
annealing at 1050 oC under N2 ambient was carried out after the implantation. This 
involved a ramping of the annealing temperature at a rate of 250 oCs-1 to 1050 oC, 
followed by rapid cooling. Before ramping, wafers were heated at an equilibrium 
temperature of 700 oC for solid phase epitaxial regrowth of amorphized region located at 
the projected range of indium implant. The intention of the high temperature ramping rate 
was to remove the secondary EOR defect with minimized dopant diffusion.  
In the second type of sample, a Si1-yCy epitaxy layer was grown at the deep indium 
EOR region prior to implantations. The Si1-yCy epitaxy layer of approximately 20 nm was 
grown on a silicon substrate at low temperature using low pressure chemical vapor 
deposition (LPCVD). This was followed by the growth of an epitaxy silicon cap layer of 
60 nm. The thicknesses of the epitaxy layers were estimated using secondary ion mass 
spectroscopy (SIMS) and cross-sectional transmission electron microscopy (XTEM) 
characterizations. The quality of grown second sample was examined using X-Ray 
Diffraction (XRD) rocking curve. 
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4.5.2.1 Results and discussion 
Figure 4.6 shows the measured qw 2-  rocking curve scan performed on the 
epitaxial carbon layer. The rocking curve scan exhibits a slight broadening on the right 
side of the substrate peak, indicating a slight tensile strained lattice caused by the 
substitutional carbon incorporation in the silicon substrate. The carbon content of the Si1-
yCy epitaxy layer is determined to be 0.07 % by fitting the measured rocking curve, 
assuming a non-linear lattice constant relationship [72]. 

















w-2q scan (arc sec)
Si1-yC y = 0.0007 %
tSi1-yCy    = 20 nm
tSiCap      = 60 nm
 
Figure 4.6 Simulation fit of the measured qw 2-  HRXRD rocking curve scan 
 
Further measurements of XRD rocking curves for the as-grown, after 
implantations and after annealing samples are shown in Fig. 4.7. After implantations, a 
shoulder is formed on the left side of the rocking curve, which may be due to a 
compressive strain introduced at the projected range of the implantation caused by larger 
indium dopants. For the annealed sample, left shoulder of the rocking curve is similar to 
that of the as-grown epitaxy layer. This indicates that the average silicon lattice constant 
has returned to normal size with the defects being annealed out. 
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Figure 4.7 XRD rocking curve measurements comparing the samples with 
substitutional carbon after different processing steps of implantation and anneal.  
 

























Figure 4.8 SIMS profile of indium comparing the as-implanted sample and upon 
spike anneal for sample with and without ~0.1% substitutional carbon. Csub indicates 
the location of the Si1-yCy epitaxial layer. 
 
Fig. 4.8 compares the indium profiles of samples with and without substitutional 
carbon after spike anneal.  The as-implanted indium profiles of the two samples are 
similar; consequently only one is shown in Fig.4.8. For sample without carbon, the 
segregation of indium dopant into two peaks upon spike anneal is observed. These two 
peaks correspond to the segregation of the highly mobile indium dopants into the EOR 
dislocations in the silicon lattice, which has been well reported in the literature [18, 39, 
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74]. The first indium peak is located at 24 nm and the second indium peak at 73 nm 
depths. The presence of these dislocation loops is confirmed by the XTEM images shown 
in Fig. 4.9(a). The secondary dislocation loops are located at a depth of 72 nm from the 
silicon surface with a diameter of 12.5 nm. The depth and diameter values are the average 
of 10 dislocation loops. However, there is no observable defect in Fig. 4.9(a) 
corresponding to the first indium peak. Another interesting observation for sample 
without carbon in Fig. 4.8 is the broadening of the indium profile into the deeper end of 
the substrate as well as towards the surface of silicon.  As indium diffusion is interstitially 







Figure 4.9 XTEM images for samples (a) without and (b) with substitutional 
carbon after high temperature anneal. (b) clearly shows that dislocation loops are 
absent.  
 
With the incorporation of ~0.1% Si1-yCy epitaxy layer grown at the indium EOR 
(sample with carbon), the deep EOR diffusion enhancement of the indium profile is 
substantially retarded, as shown in Fig. 4.8. However, the indium diffusion towards the 
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silicon surface remains. This shows that the indium enhanced diffusion remains near the 
surface region, which is deprived of carbon, and is substantially reduced in the deeper 
carbon rich region. Since indium diffusion is interstitially enhanced, this strongly 
indicates that the silicon interstitials which saturates at the indium EOR region during 
implantation are substantially decreased. Another observable difference between Samples 
without and with carbon is that the indium profiles of the latter before and after anneal are 
almost identical at the deep end. The absence of the segregation of indium into EOR 
dislocation loops indirectly suggests the elimination of EOR dislocation with the presence 
of substitutional carbon. XTEM result shown in Fig. 4.9(b) confirms the dislocation 
elimination of carbon. 
  Both the SIMS and XTEM data demonstrate the application of carbon as an 
effective silicon interstitial sink. An explanation for this behavior has been explained by 
Rucker et al,[20] where substitutional carbon sites are “kicked out”  by silicon interstitials, 
thereby acting as sink for the interstitials. A third sample with ~0.5% Si1-yCy epitaxy layer 
grown at the indium EOR was prepared and SIMS data identical to those of the earlier 
sample with carbon (~0.1% Si1-yCy) were obtained. This signifies that incorporating a 
small percentage of carbon (as little as 0.1%) in silicon is sufficient to prevent clustering 
of silicon interstitials.  
 In summary, application of epitaxial carbon for the elimination of the EOR 
defects typically associated with high dose indium ion implantation has been 
demonstrated. With accurate control on the location of the Si1-yCy epitaxy layer, grown at 
the location of the EOR of indium implant profile, significant reduction in EOR defects 
and the suppression of enhanced indium diffusion have been achieved. The substitutional 
carbon was incorporated by growing a Si1-yCy epitaxy layer at the EOR of indium 
implantation.  
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4.5.3  Defect Suppression of Indium End-of-Range during Solid Phase Epitaxy 
Annealing Using Si1-yCy in Silicon 
In this work we investigate the possibility of extending the application of carbon 
for EOR defect suppression to a lower annealing temperature range, which may be 
sufficient for SPER dopant activation, but is insufficient for secondary defect removal.  
 4.5.3.1 Experimentation setup 
The indium implantation used in this experiment was identical to that used in 
section 4.4.2 and with the same growth conditions for the carbon samples. The carbon 
samples were broken into 1.0×1.0 cm2 pieces and subjected to annealing together with the 
control silicon samples to have identical thermal exposures. Furnace annealing was 
carried out after at temperature ranges of 650 to 800 ˚C for 2 minutes, followed by 
characterization using SIMS and XTEM. 
4.5.3.2 Results and discussion 
Discussion on the diffusion of the indium profile after the annealing has been 
provided in section 4.4.2. Fig. 4.10 shows the XTEM view of a control silicon sample 
after annealing for 2 minutes at 650 °C, which confirms the presence of EOR defect 





Figure 4.10 XTEM image revealing the EOR defect band in the 650 ˚C annealed 
control silicon sample.  
 
SIMS measurements for indium in the presence of Si1-yCy in silicon is shown in 
Fig. 4.11. These samples were annealed under identical annealing conditions as the 
control samples described previously. Interestingly, it can be seen that with the 
incorporated Si1-yCy layer, the characteristic segregation of indium into the EOR peaks is 
absent in the SIMS profile, suggesting the absence of EOR defects. Further examination 
performed using XTEM on the sample annealed at 650 ˚C annealing shown in Fig. 4.12 
confirms the absence of the defects. These results further extends that the interstitial 
sinking mechanism takes place at sufficiently low annealing temperatures within the 
SPER dopant activation regime. 
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Figure 4.11 SIMS measurements indicating the suppressed indium profiles of 
implanted indium after annealing in nitrogen ambient for 2 minutes at 650, 750 





Figure 4.12 XTEM image revealing the absence of the EOR defect band in 650 ˚C 
annealed sample with carbon layer in the silicon substrate. 
 
The indium profile remains close to the as-implanted implanted. Near the surface 
region (0 to 25 nm depth), a slight broadening of the indium profile is observed compared 
to the as-implanted profile. This is likely due to the absence of carbon in the surface 
region. Previous work has shown that the diffusion suppression of carbon is a localized 
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phenomenon [19, 21]. Between 650 to 800 ˚C, the indium profile at the tail end remains 
stationary (between 90 and 200 nm depth); indicating that indium TED is also suppressed. 
Considering that indium diffusion is enhanced by an interstitial mechanism [76], the 
diffusion suppression also indicates a reduction in the concentration of silicon interstitials 
which is present in the substrate.  
The carbon profile decays steeply to a depth of 40 nm which is believed to be due 
to the intrinsic nature of the SIMS system. This profile is superimposed with the actual 
carbon profile, preventing the extraction of physical information of the carbon near the 
surface. The carbon profile then stagnates at an arbitrary concentration, indicating the 
presence of introduced carbon before further falling below the SIMS detection limit at 80 
nm. Since a carbon “kick-out” mechanism is expected to have taken place during the 
annealing, this profile indicates that the interstitial carbon diffusion during these SPER 
annealing condition is negligible. 
 In summary, secondary indium EOR defects can be eliminated in the presence of a 
Si1-yCy layer at sufficiently reduced annealing temperatures, within the SPER activation 
range. The carbon layer has also effectively prevented indium TED during the annealing. 
Both phenomena can be explained based on a “kick-out” mechanism which induced a 
reduced concentration of silicon interstitials in the EOR of the indium implant. The 
diffusion of carbon is seen to be negligible under these temperatures. 
 
4.6  Conclusions 
 
 In conclusion, the formation of implantation EOR defects may be completely 
suppressed by incorporating an epitaxial carbon layer within the EOR region. The carbon 
content as low as 0.07 % is sufficient to lead to such suppression. The EOR suppression is 
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also seen to take place at a temperature as low as 650 °C which extends the application of 
epitaxial carbon to the SPER annealing temperature range. Implications on the electrical 












Epitaxially incorporated carbon in silicon displays increased efficacy [48] in its 
sinking mechanism for silicon self-interstitials compared to that incorporated by 
implantation. This has been mainly observed through the efficient retardation of boron[20, 
42, 44, 57] .We have demonstrated, as presented in Chapter 4, that epitaxial carbon 
incorporation is also suitable for EOR suppression under a spike annealing at 1050 °C  In 
addition, the suppression of EOR defect has been shown to be effective at a temperature 
as low as 650 °C, i.e., in the SPER annealing regime. This finding holds much promise as 
65 nm devices that achieve dopant activation by means of the SPER annealing [77, 78] 
display residual EOR defects. The inability of SPER annealing to remove the EOR 
defects [12-14, 17] can lead to severe leakage current [15, 16, 79]. 
 
Despite the promising potential offered by carbon incorporation, the presence of 
carbon can cause undesirable increased junction leakages in devices [24, 25, 58]. This has 
led to the question: which is the lesser of the two evils - a junction leakage induced by 
EOR defects or a junction leakage induced by the presence of carbon?  
 
In this work, junction devices were fabricated to examine the effects on electrical 
characteristics in the presence of carbon at the junction. A method was subsequently 




5.2 Gated Diode   
 Our investigations were made using a gated diode structure, as shown in Fig.5.1. 
It has an n+-drain diffusion region surrounded by a gate stack instead of oxide isolation. 
As such, the gated diode offers an additional degree of freedom that can be controlled by 
the gate voltage [80] of the diode. The gate voltage applied enables the investigation on 
the effects of the surface of the diodes. The difference in the isolation of the n+-drain 
region results in discrepancies in the junction reverse bias behavior compared to the oxide 
isolated diodes. Therefore, it is essential to identify the specific region of interest during 
the measurement, and they are briefly described in the following section.  
 










            
Figure 5. 1 Schematic illustrating the top view and cross-sectional view of a gated 
diode.  
 
5.2.1 Junction leakage dependence on gate biasing 
Figure 5.2 shows the junction leakage behavior of a gated diode at decreasing gate 
bias from Vgb = 0.5 to -0.5 V, with respect to the body.  The junction leakage current 
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decreases significantly with decreasing gate bias and this decrease continues into the 
negative gate bias regime. As the gate bias changes from positive to negative, the surface 
of the gated diode changes from an inversion, to a depletion and finally to an 
accumulation condition. Concurrently, the potential barrier seen from the junction into the 
channel region increases as the gate bias becomes more negative. As a result, the 
probability of carrier transport from the junction decreases, leading to a reduction in the 
leakage current. Therefore, in order to ensure the leakage measurements are displaying 
the p-n junction characteristics of the diode, the gate electrodes must be biased under 
accumulation potential when performing the leakage current measurements. 
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Figure 5.2 Junction leakage behavior of the gated diode at different gate biases.  
 
5.2.3 Gate induced drain leakage (GIDL) 
 
As shown in Fig.5.2, at an accumulation gate bias of Vgb of -0.5 V, two slopes are 
present in the junction leakage profile, indicating two different leakage mechanisms. The 
leakage behavior at a reverse bias (Vd) below 2.0 V is reflective of the n+-p junction 
leakage characteristics. Under a higher Vd between 2.0 and 4.0 V, the gate induced drain 
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lowering (GIDL) [5] effect becomes dominant with the increasing electric field between 
the gate and the drain. 
 
 The GIDL effect with respect to the energy band diagram is illustrated in Fig. 5.3. 
Under normal junction circumstances, the junction current is highly dependent on the 
polarity between the drain and the bulk. Fig 5.3(a) shows the energy band diagram when 
the junction between the drain and bulk is forward biased and the potential at gate is 
under a flatband biasing condition. Under such a situation, the pn junction has a reduced 
effective barrier height. This allows current entering from the terminal into the active 
junction region (diffusion current) to be injected readily from the drain into the substrate. 
Under a reverse biased junction with a flatband potential at the gate, the effective barrier 
height is increased Fig. 5.3(b) with respect to the built in potential. Having such a 
potential barrier prevents the diffusion current from being injected across. However, the 
generation current component (arises from the thermal generation recombination in the 
junction depletion) may give rise to the reverse saturation current. 
With an applied accumulation potential at the gate (Fig. 5.3 (c)), the depletion 
region near the surface of the junction becomes narrower than other parts of the junction 
due to the accumulation of holes at the gate region. This causes the presence of a higher 
electric field in that region and leads to effects such as the band to band tunneling (BTBT) 
leakage. Increasing the reverse bias at the drain side results in a higher electric field built 
up across the drain and the gate overlap. When the reverse bias is high enough, it may 
lead to a depleted or inverted n+ region, as illustrated in Fig. 5.3(d). This leads to severe 
high field effects such as tunneling and carrier multiplications, which become the 
dominant leakage mechanisms. This behavior is observed in the measured junction 
leakage in Fig. 5.2 for Vd > 2.0 V, at Vgb. = -0.5 V  
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Figure 5.3 The depletion region of the channel-junction under an (a) forward biased 
junction and gate voltage at flatband, (b)  reverse biased junction and gate voltage at 
flatband, (c) reverse biased junction and gate voltage at accumulation (d) reverse 




 Finally, while the gated diode reflects the leakage characteristics of the n+p 
junction under low reverse bias, additional effects set in under sufficiently high reverse 
bias. For example, the GIDL effect becomes a dominant component of the leakage 
current when the applied reverse bias is above 2.0 V. Therefore, while performing the 
measurements for junction analysis, steps must be taken to minimize these undesirable 
high field effects in the leakage measurements. Otherwise, accurate extraction of n+p 
junction leakage may not be possible. 
 
5.3 Incorporating carbon layer for device fabrication 
 
Epi-wafer used in the gated diode investigation is shown in Fig. 5.4(a). It has an 
epitaxial carbon (Si1-yCy) layer, grown on a p-doped silicon (Si) substrate, followed by an 
epitaxial Si cap layer. The EOR defects of the Source/Drain (S/D) implantation are 
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represented by the solid dots, of which the majority are located within the Si1-yCy layer. 
Processing procedure performed in the fabrication is depicted in the flowchart in Fig. 
5.4(b), and will be described in the following paragraphs. Diagrammatic representation of 















(a) (b)  
 
Figure 5.4 (a) Cross sectional view of a gated diode. Solid dots represent the 
damage in EOR region of the implantation. (b) Flowchart showing the fabrication 
procedure of the devices. Shaded boxes represent the main difference in this work 
compared to a normal device fabrication. 
 
5.3.1 S/D Implant Damage profile 
UT-MARLOWE [81] implantation simulation, as shown in Fig.5.5(b), was first 
performed to identify the regions of implantation damage. Fig. 5.5 depicts the simulation 
for the arsenic implantation (used for the S/D regions) and has a corresponding projected 
range of 50 nm. As a dose of 2.5×1015 cm-2 was used, the implantation performed was 
above its critical threshold. Consequently, self amorphization occurs and this results in 
the formation of the amorphous region which extends from the surface to a depth of 95 
nm. The EOR region extends from 95 nm to 150 nm below the silicon surface. A defect 
band is expected to form at the amorphous-crystalline boundary [17] which peaks at the 
95 nm depth. With the implantation damage profile from UT-Marlowe simulation, as 
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shown in Fig. 5.5, the depth and thickness of the Si1-yCy layer can be determined such that 
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Figure 5.5 UT-Marlowe simulation of the S/D implant illustrating the arsenic profile 




5.3.2 Incorporating epitaxial layers to the substrate 
With reference to Fig. 5.4 (a), the Si1-yCy epitaxial layer was grown to position  at 
the EOR region of the arsenic S/D implant. The Si1-yCy epitaxial layer was grown on a p-
type Silicon (100) substrate by means of low pressure chemical vapor deposition 
(LPCVD). X-ray diffraction (XRD) rocking curves determined the substitutional carbon 
content of the Si1-yCy layer to be 0.07 %, by fitting the rocking curve data using a non-
linear relationship [72]. Silicon cap layer was then grown on top of the Si1-yCy layer to 
contain the projected range of the arsenic impurities as well as for the good SiO2 quality 
formation during the oxide growth of the gated diode.  Wafers with a Si1-yCy layer, grown 
from a depth of 180 to 20 nm, have a sufficiently thick carbon layer to ensure its complete 
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enclosure of the damage region caused by the arsenic implant. Gated diodes were also 
fabricated on wafers with only an epitaxial silicon layer of the same thickness as the total 
thickness of the Si1-yCy and Si Cap layers as the Si1-yCy. 
  
5.3.3 Device fabrication 
 Fig. 5.6 shows the flowchart for the fabrication of the gated diodes in this 
investigation, where the main differences between the devices lie in the substrate 
preparation and the activation annealing after the arsenic S/D implantation. The Si1-yCy 
devices are shaded in gray. After the growth of epilayer(s), i.e., the Si1-yCy and Si cap 
layer or just a Si cap layer, as shown in Fig. 5.6, a 30 Å rapid thermal oxidation was 
grown followed by polysilicon deposition with in-situ doping for the formation of the 
gate stack. The in-situ polysilicon doping was intended to facilitate dopant activation in 
the polysilicon. TEOS spacer oxide was deposited to ensure the separation between the 
gate region of the diodes and the substrate. without which, the gate and the source/drain 
region may be shorted during Ni salicidation as the deposited Ni can react with the 
sidewalls of the gate Activation annealing (which can be either SPER at 700 oC or RTA at 
950 oC) was performed after an arsenic S/D implantation at 60 keV with a dose of 
2.5×1015 cm-2 to form the n+p junction regions. Finally, nickel salicide was performed by 
























Figure 5.6 Flowchart illustrating the fabrication flow and split conditions (W01, W02, 
W03 and W04) of the devices under either SPER or RTA activation. W01 and W02 
are Si1-yCy devices (shaded), and W03 and W04 are pure silicon devices. 
 
 
5.4 Junction leakage in carbon incorporated devices under SPER 
annealing 
 The junction leakages of carbon incorporated devices and control silicon   devices 
activated under a SPER annealing are compared in this section. As shown in Fig. 5.6, 
after the arsenic S/D implantation, the devices were subjected to SPER at a low 
temperature of 700 ˚C and RTA at a higher temperature of 950 ˚C for 30 s in nitrogen 
ambient. W01and W02 represent carbon rich substrates subjected to a SPER at 700 ˚C 
and RTA at 950 ˚C, respectively, while W03 and W04 are standard silicon substrates 
subjected to a SPER at 700 ˚C and RTA at 950 ˚C, respectively.  The last silicon sample 
annealed at 950 ˚C (W04) serves as the control device for junction leakage 
characterizations. 
   
Activation annealing 
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5.4.1 Results and discussion 
 
The junction leakage behavior of the Si1-yCy devices are compared to the silicon 
devices in Fig. 5.7.  The gate electrode is biased under an accumulation potential of - 0.5 
V. Both the n+-p junction fabricated with carbon rich substrate (W01 and W02) show 
improvement in the junction leakage characteristics compared to the silicon device 
annealed at 700 °C for 30 s (W03). In comparison to the control silicon device annealed 
at a high temperature at 950 °C for 30 s (W04), the Si1-yCy devices (W01 and W02) show 
a similar leakage profile. At a reverse biased voltage of 1.5 V, W01, W02 and W04 show 
a junction leakage current of 3.5×10-5 to 4.7×10-5 Acm-2 compared to W03 with a leakage 
current of 20.12×10-5 Acm-2. A difference in junction leakage of about 6 times is observed. 
Throughout the reverse voltage range, the difference in leakage current between W03 and 
the other devices may vary up to 1 order of magnitude.  



















 700 oC 30 s (W01)
 950 oC 30 s (W02)
 700 oC 30 s (W03)





Figure 5.7 Junction leakage characteristics showing the leakage profile of the various 
diodes fabricated. The change in the slope of the leakage profile at a bias larger than 
2V is due to the onset of GIDL current.  
 
The observed differences in junction leakage may be explained by the presence of 
trap centers in the depletion region of the fabricated junctions. In W03, the annealing was 
performed at a low temperature of 700 °C for 30 s, which although is sufficient for SPER, 
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is inadequate to remove the secondary EOR damage resulted from the arsenic 
implantation. Residual defects that remained in the junction have resulted in the observed 
higher leakage current. Upon subjecting the device to a higher temperature RTA at of 950 
˚C for 30 s, the junction leakage characteristic is seen to fall by 63% on the average for a 
reverse bias voltage below 2 V. This may be explained by the removal of the EOR defects 
under the high temperature annealing. The devices fabricated with the carbon rich 
substrate (W01 and W02) exhibit low leakage conditions which are comparable to the 
high temperature control device (W04), suggesting the substantial reduction of secondary 
EOR damage in the fabricated device. 
The suppression of secondary EOR defect was confirmed using XTEM analysis. 
XTEM performed on samples W01 and W03, as shown in Fig. 5.8, compare the 
substrates of the devices with and without a carbon rich layer. Fig. 5.8(a) indicates the 
presence of a secondary defect band, resulted from the arsenic implantation, at a depth of 
approximately 90 nm below the silicon surface. In contrast, Fig. 5.8(b) reveals the 












(a)     (b) 
 
Figure 5.8 XTEM images of the 700 ˚C, 30 s annealed diodes reveal: (a) an EOR 
defect band remaining after fabrication in pure silicon (W03), and (b) an EOR defect 
band absent after fabrication in silicon with a Si1-yCy layer (W01). 
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 Finally, in order to clarify the leakage current components, a leakage current 
versus temperature measurement was performed on the fabricated devices, as shown in 
Fig. 5.9. This reveals the various possible modes of leakage mechanism in W03 from 
those in the other devices. Fig. 5.9 depicts the temperature dependence of the junction 
leakage current, between 330 and 520 K, at a reverse bias of 1.6 V. The measurements 
were performed under a low vacuum condition in dark ambient. The Arrhenius plots can 
generally be divided into two regions: (i) the low temperature region with a smaller 
activation energy (Ea) from kT
1 of ~33 to 39 eV-1, and (ii) the high temperature region 
with a higher Ea from kT
1  of ~24 to 29 eV-1 region. W03 shows a higher junction leak 
relative to the other devices for the entire temperature range of Fig. 5.9.  





@Vrev =1.6 V  700 oC 30 s (W01)
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Figure 5.9  Similar junction leakage temperature dependence of the diodes with a 
Si1-yCy layer (W01 and W02) to that of the control diode annealed at a high 
temperature of 950 ˚C for 30 s (W04) suggests that these diodes have identical 
mode of leakage current.   
 
In the higher temperature region, all the devices show an estimated Ea = 0.56 eV, 
indicating a similar junction leakage mechanism in this temperature region. Although the 
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activation energy (Ea = 0.56 eV) coincides with the activation energy of generation 
current induced leakage [82, 83], reported for oxide isolated devices, the leakage 
characteristics may be different [84] for our gated diodes as they are structurally different 
from the oxide isolated devices.  Therefore, in this work, the Ea values obtained are used 
as indicators for different modes of junction leakage relative to the control sample.  In the 
low temperature range with 
kT
1  of ~33 to 39 eV-1, deviation in Ea is observed for W03 
(Ea = 0.22 eV) from the other devices (Ea = 0.33 eV). Comparing the pure silicon devices 
annealed at 700 °C (W03) and 950 °C (W04), the former which has a defective junction 
with EOR damage shows less temperature dependence with a lower Ea.  In contrast, both 
Si1-yCy devices (W01 and W02) reveal an Arrhenius relationship almost identical to that 
of W04, suggesting the absence of implantation induced defects in the junction. This 
indicates electrically that, with the inclusion of a Si1-yCy layer prior to implantations, the 
formation of secondary EOR defects during annealing is effectively suppressed and this 
can be achieved at an annealing temperature of as low as 700 °C.  
 
5.4.2 Conclusion 
 With the incorporation of an epitaxial Si1-yCy layer at the EOR of the implantation 
profile, elimination of secondary implantation defects is observed at an annealing 
temperature as low as 700 °C. This has led to a substantial suppression in the junction 
leakage current of the fabricated carbon rich gated diodes. The leakage mode of the Si1-
yCy devices is also shown to be identical to that of the control diode which has been 
annealed at a high temperature of 950 ˚C for 30 s.  
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5.5 Improving junction leakages in Si1-yCy devices 
 It has been reported that the incorporation of carbon, in particular substitutional 
carbon (Cs), causes an undersaturation of silicon interstitials (I) [42, 43]. This takes place 
when a substitutional carbon (Cs) is displaced by a silicon interstitial (I), thus creating an 
environment of reduced I’s in the lattice. In the process, an interstitial carbon (Ci) is 
released, as represented by the expression: iS CIC ®+ . The undersaturation of I’s leads 
to phenomena such as the suppression of boron enhanced diffusion [20, 21, 57] and EOR 
defects [22, 23, 49]. It has also been suggested that the byproducts, Ci or Ci-complexes 
formed, degrade the carrier generation lifetime [24] and result in a significant increase in 
the junction leakage in carbon incorporated devices [24, 25, 58]. Therefore, it is desirable 
that after the carbon sinking of silicon interstitial role has been utilized, the Ci or Ci-
complexes content in the device be reduced. 
Here, we explore the possibility of thermally driving away Ci from the active 
region of a carbon incorporated transistor. It is hoped that the thermal driving may be 
performed under a reduced annealing temperature compared to a usual source-drain (S/D) 
annealing performed typically above 1000 °C. Being able to do so would mean that the 
junction leakage in carbon incorporated devices may be reduced, thus maximizing the 
potential of carbon incorporation for advanced device fabrication. 
 
 
5.5.1 Thermal driving to reduce interstitial carbon concentration 
 
 Under an equilibrium condition, the diffusivity (D) in silicon may be represented 





EDD o -= ,      eqn. (5. 1) 
 where  Do: pre-exponential factor 
E : activation energy 
k :  boltzmann’s constant 
T : absolute temperature 
 
 The respective values of Do and E for the diffusivities of I, Ci and Cs are 


















Table 5.1 Pre-exponential factor (Do) and activation energy (E) for the diffusivities of 
silicon interstitial (DI), substitutional carbon ( CsD ) and interstitial carbon ( iCD ) in 
silicon [41]. 
 The Arrhenius expressions for the diffusivities of Ci, Cs and I (from 
equation (5.1)) are plotted in Fig. 5.10. In the given temperature range, DCi remains 
approximately two orders of magnitude larger than DI and ranges from 11 to 18 orders of 
magnitude larger than DCs. This clearly shows that Ci is the fastest diffusing species in 
silicon while Cs remains fairly immobile.  For example, at an annealing temperature of 
850 °C, DCi is approximately 14 orders of magnitude larger than DCs. The large difference 
in diffusivity results in significantly different diffusion lengths (λ), where Dt2=l  and t 
is the annealing time. The calculated λ for various annealing times of 1, 3, 5 and 10 
minutes at 850 °C are shown in Fig. 5.11. By performing an annealing at 850 °C for a 
duration of 5 minutes, λCi = 292 μm while the λCs = 26×10-6 μm, illustrating a difference 
in λ of about 10 million times. This suggests that by prolonging the annealing at this 
temperature, Ci diffuses readily while Cs remains almost stationery. It is anticipated that 
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Ci diffuses away from a region of higher concentration to a region of lower concentration. 
This is most likely to occur at the EOR of the implantation, where the kick out takes place. 
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Figure 5.10 Arrhenius plots of the diffusivities of silicon interstitial (I), substitutional 





































Figure 5.11 Diffusion lengths for Ci and Cs for various annealing times at 850 °C 
 
As mentioned earlier, it has been suggested that Ci or Ci-complexes are the species 
responsible for an increase in junction leakage current in Si1-yCy devices [24, 25, 58]. The 
brief analysis in preceding paragraph of carbon diffusion indicates that Ci is indeed a 
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highly mobile species and diffuses readily compared to its substitutional counterpart. 
Electrical benefits may be reaped from this fast diffusing property of Ci. By performing a 
low temperature annealing, e.g., at 850 °C, Ci can be readily driven away from the active 
regions of the device, thus reducing its concentration within the junctions. Consequently, 
degradation caused by the presence of these undesirable carbon complexes can be 
reduced, thus improving the performance of the device. 
 
5.5.2 Thermal driving and junction leakage suppression in Si1-yCy devices 
 Fabrication of the gated diodes was performed to examine if it would be possible 
to improve the junction performance of the Si1-yCy device by thermally driving away Ci 
from the device active region. 
 
5.5.2.1 Device fabrication 
Two types of gated diodes were fabricated, one with an epitaxial carbon (Si1-yCy) 
layer, followed by an epitaxial silicon cap layer; and the other with only an epitaxial 
silicon layer. The latter serves as the control. The thickness and location of the Si1-yCy 
layer were selected such that the source and drain (S/D) junction regions were located 
within the layer, as described in section 5.3.1. The carbon content of the Si1-yCy layer was 
determined to be 0.08 % atomic percentage by means of the rocking curve of XRD, a 
slightly higher carbon content compared to the previous work.  Device fabrication 




The junctions were activated by a SPER annealing at 850 ºC in a nitrogen ambient, 
during which dopant activation completed within the first 2 to 3 seconds [33]. As the 
SPER annealing temperature is also suitable for the thermal driving of Ci, the total 
annealing duration was extended to 1, 3, 5, and 10 mins to drive away Ci from the device 
active region. Finally, nickel salicide was formed on the device for contact formation 
prior to electrical measurements. 
 
5.5.2.2 Results and discussion 
The junction current voltage (I-V) behavior of the gated diodes is shown in Fig. 
5.12. While similar forward bias characteristics are exhibited by Si and Si1-yCy devices, 
interesting differences are seen in the reverse bias region. In general, the p-n junction 
leakage can be divided into two regions. The first has a gentler slope for a low reverse 
bias, up to 1.6 V for our devices. The second displays a steeper slope and at a higher 
reverse bias ( > 1.6 V) owing to the onset of the gate induced drain leakage (GIDL) [85]. 
Under strong reverse bias conditions, the GIDL current manifests with the leakage current 
approaches 10-8 A/µm for both devices. Its large magnitude implies that the GIDL current 
is a considerable leakage current component in the junction at high reverse bias. The 
junction behavior for Si device at 1 min annealing is not included in Fig. 5.12(a) as it did 
not yield good junction I-V behavior. 
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(a)       (b) 
Figure 5.12 Annealing time dependence of the junction behavior of gated diode 
comparing (a) silicon device, and (b) Si1-yCy device at an 850ºC annealing 
temperature. The horizontal lines in the figures indicate the off current requirements 
of low standby power (LSTP) devices at the proposed supply voltage for the 45 nm 
and 32 nm technology nodes according to the ITRS[9]. 
 
 Fig. 5.12(a) shows that the junction leakage of the control device remains fairly 
high, between 10-11 and 10-10 A/µm at a reverse bias of 1.0 V, the supply voltage for the 
45 nm technology node, as projected by International Technology Roadmap for 
Semiconductor (ITRS) [9]. The dependence of the junction leakage (at a reverse bias of 
1.0 V) on annealing time is depicted in Fig. 5.13(a), where it is seen that the leakage of 
control device decreases by about 4 folds, from approximately 4×10-11 to 1×10-11 A/µm. 
This slight reduction corroborates well with the residual implant end-of-range (EOR) 
defects, which do not completely dissolve [12] at the 850 oC annealing. While the silicon 
device junction leakage of 1×10-11 A/µm meets the off current (Ioff) requirement of the 
low standby power (LSTP) devices at the 45 nm node [9], as shown in Fig. 5.13 (a), 
actual implementation would require a smaller junction leakage to cater for other leakage 
components such as that caused by short channel effects, and GIDL current, and process 
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margin. This implies that SPER annealing (450 to 850 oC) [33] alone may not be 
sufficient for LSTP devices. 
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(a)       (b) 
 
Figure 5.13 Junction leakage (at a reverse bias of 1 V) as a function of annealing time 
of (a) Si and Si:C devices, and (b) comparison with closest referenced devices 
annealed under a spike annealing of 1050 ºC and flash annealing at 1300 ºC [86]. 
 
The junction leakage of the Si1-yCy devices shown in Fig. 5.12(b), however, 
displays a strong dependence on the annealing time.  At a reverse bias of 1.0 V, a 1 min 
annealing yields a leakage current of 1.6×10-11 A/µm, which is 2.3 folds below that of the 
control device. This is probably caused by the absence of implant EOR defects in the 
presence of carbon. Prolonging the annealing time decreases the junction leakage of the 
Si1-yCy device further, reaching a low junction leakage of 4×10-13 A/µm after a 10 min 
annealing. This leakage suppression is approximately 30 folds compared to the 1 min 
annealed Si1-yCy device and the best Si device (10 min annealing). This indicates that 
while carbon incorporation reduces junction leakage in SPER activated devices, the 
leakage may be further suppressed by exposing the Si1-yCy device to a prolonged 
annealing which may be performed at a sufficiently reduced temperature range. Fig. 
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5.13(b) compares the junction leakage presented in this work with those recently reported, 
with either a spike annealing at 1050 ºC or millisecond flash annealing at 1300 ºC. By 
performing a prolonged SPER annealing, the junction leakage of Si1-yCy devices falls 
below that of a spike annealed device, despite a lower annealing temperature of 850 oC, to 
~ 4×10-13 A/µm after a 10 min annealing.  
 
In order for the Ci drive away annealing to have a more pragmatic application, 
lower temperature is necessary to prevent dopant diffusion. A prolonged annealing 
performed at 750 °C yields a similar trend in the Si1-yCy device where the leakage current 
is seen to decrease by 20 times after a 10 minute annealing compared to a 2 minute 
annealing Si1-yCy device, similar to that shown in Fig. 5.12(b). 
 
Further investigation on the leakage current component was performed by 
fabricating devices with different SPER annealing temperature ranging from 550 to 850 
°C for 10 minutes.  Data presented in Fig. 5.14 are the average values of 5 fabricated 
devices. The error bars are obtained from the standard deviation of the data. The 
Arrhenius plot of Fig.5.14 indicates an activation energy, Ea of 0.46 eV, which is 
comparable to the Ea for the diffusion of Ci of 0.44 eV. This similarity in activation 
energy is supportive that the leakage current in Si1-yCy devices is probably Ci related. 
 95 
900 800 700 600 500




















Ea = 1.05 eV
 
 
Figure 5.14 Arrhenius plot of the devices fabricated at different SPER annealing 
temperature ranging from 550 to 850 °C. 
 
In conclusion, the possibility to suppress the junction leakage current of carbon 
incorporated devices has been demonstrated. This was achieved by a prolonged annealing 




The possibility of carbon incorporation to suppress EOR induced leakage current 
has been investigated using an epitaxial Si1-yCy layer in gated diodes. It has been found 
that such carbon incorporated devices activated by SPER annealing have reduced junction 
leakage current, most likely resulted from the suppression of EOR defects. The leakage 
current in Si1-yCy devices may be further suppressed by prolonging the SPER annealing, 
suggesting the existence of a leakage current component owing to the presence of a 








6.1  Introduction 
Investigations performed in Chapter 4 were limited to the suppression of end-of-
range (EOR) defects. Defect suppression through the incorporation of carbon was 
observed to extend to lower annealing temperature belonging to the solid phase epitaxial 
regrowth (SPER) regime (i.e., 450 to 850˚C). In Chapter 5, the junction leakage behavior 
of carbon incorporated p-n junctions was investigated.  
An additional potential which may be reaped from carbon incorporation is the 
suppression of boron diffusion [19-21, 25, 44, 58]. This is desirable with the scaling of 
the MOSFET as it is necessary to exert excellent control over boron diffusion at the 
channel for acceptable device performance in extremely scaled MOSFET devices. While 
extensive investigations have been reported on the kinetic aspects of carbon and boron 
diffusion [19-21, 44, 57], relatively few [54, 58, 87] have studied the effects of carbon 
incorporation on the device performance of the MOSFET. A reduced boron diffusion in 
the channel region is desirable as it offers better SCE control and can lead to improved 
drive current by realizing a retrograde channel profile [88-90]. 
This chapter, therefore, intends to extend the possible application of epitaxially 
incorporated carbon to the channel region of MOSFETs. Firstly, it is desired that carbon 
incorporation reduces the off current, Ioff, of MOSFETs activated by SPER annealing, and 
secondly, to obtain a drive current, ID,sat, enhancement. Fig. 6.1 (a) shows the schematic 
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cross-section of our device structure - an nMOSFET with a carbon incorporated Si1-yCy 
layer. By strategic positioning of the Si1-yCy layer, it is hoped that potentially more 




























Figure 6.1 (a) Schematic illustrating the position of the Si1-yCy layer relative to 
the implantations in MOSFET. Textured region represents the buried Si1-yCy 
layer. Punchthrough and threshold implants are indicated by dashed and dotted 
lines, respectively. The EOR defects are represented by solid dots. (b) Schematic 
illustrating the layout dimensions of the source/drain (S/D) region. (c) Flowchart 
showing the device fabrication sequence.  Shaded steps highlight the major 
differences compared to a conventional nMOSFET fabrication. 
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6.2  Device fabrication 
 
Fig. 6.1 shows the structure and the processing flowchart of our devices. The 
experimental details are divided into two parts. In the first part, a discussion is provided 
to determine the dimensions of the Si1-yCy and silicon cap layers (i.e., tSi1-yCy and tcap  in 
Fig. 6.1(a)). This is followed by a section on the fabrication of the nMOSFET. 
 
 
6.2.1  Determination of the dimension of the carbon layer 
 
With reference to Fig. 6.1(a), the experiment has been designed to have the buried 
epitaxial Si1-yCy layer overlapping specific locations of the implantation profiles in the 
channel region and the damage profile in the source/drain (S/D) junction regions. This 
section presents the design of the dimension for the Si1-yCy layer based on the 
implantation profiles obtained from UT-MARLOWE [81] simulations.  
 
Fig. 6.2(a) depicts the profile for an arsenic implantation performed at the S/D 
region with a projected range (Rp) of 47.5 nm. As the S/D implantation dose was in range 
of 1015 cm-2, self-amorphizing occurred and this led to the formation of an amorphous 
layer (dashed lines) from the surface to a depth of 92 nm, as shown in Fig. 6.2(a). This 
amorphous layer readily re-crystallizes during SPER in the temperature range of 450 to 
850 ˚C [33]. At the same time, dopants are activated when incorporated into the lattice 

























































Figure 6.2 Simulated as-implant profile in the (a) S/D junction regions, and (b) 
channel region of the MOSFET. Defect profile in the S/D junction regions is 
represented by the dashed line in (a). Amorphization and EOR defects are 
minimal in the channel region. 
 
 
A transition from a fully amorphous region at a depth of 92 nm to zero 
amorphization at 180 nm defines the EOR region of the S/D implantation. Secondary 
EOR defects are known to form readily in this region due to the clustering and coarsening 
of saturated amounts of silicon interstitials (I)’s during the annealing [12, 13, 17] and they 
require high activation energies of ~5.6 ± 0.5 eV to dissolve [11]. For effective inhibition 
of the EOR defects, it is essential that I’s are kept below the critical concentration for 
dislocation loops formation [12, 13, 17]. Therefore, in order to have an effective 
suppression of the EOR defects, it is necessary that the EOR region be located within the 
Si1-yCy layer. Beyond the EOR region, i.e., at a depth ≥ 180 nm, the silicon substrate 
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retains its crystalline property (zero amorphization), where the substrate remains 
undamaged by the S/D implantation, as illustrated in Fig. 6.2(a). 
Fig. 6.2(b) shows the as-implanted boron profiles in the channel region after 
implantations for the prevention of punchthrough phenomena (punchthrough implant) and 
adjustment of the threshold voltage, Vth (VT implant). The punchthrough implant was 
performed using boron, B+, resulted in a Rp of 214 nm, while the VT implant was BF2+  
and yielded a Rp of 33 nm. The two profiles intersect at a depth of 68 nm. As the channel 
implantations were performed at doses well below the amorphizing threshold, in the dose 
range of 1012-1013 cm-2, they did not give rise to an amorphous profile.  
The location and thickness of the Si1-yCy layer were chosen such that there would 
be sufficient suppression in the enhanced diffusion of the boron profiles. Previous 
investigations have revealed that the suppression may be achieved either when a carbon 
profile overlaps with the boron profile [19, 57] or when the carbon region is positioned  
between the boron profile and the sources of silicon interstitials (I)’s [19-21]. Suppression 
of boron diffusion in the latter is possible as the carbon region serves as a barrier that 
interrupts the diffusion of I’s towards boron containing region. In effect, boron transient 
enhanced diffusion (TED) or oxidation enhanced diffusion (OED) are suppressed in depth 
beyond the carbon barrier [19]. This implies that the suppression of boron diffusion in the 
channel may be achieved by locating the carbon rich region only at the sources of I’s. 
In order to achieve a two-fold benefit, i.e., EOR defects elimination at the S/D 
regions and boron diffusion suppression at the channel region, the implantation profiles in 
the channel and the junction regions have to be considered when determining the 
dimensions of the epitaxial Si1-yCy and silicon cap layers (i.e., tSi1-yCy and tcap  in Fig. 
6.1(a)). Fig. 6.3(a) summarizes schematically the positions of the various dopant profiles 
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in the channel and the damage profiles in the junction regions, which include the S/D 
EOR and EOR caused by the source and drain extension (SDE) implant.  As the deepest 
region of the EOR defects is located at a depth of 180 nm, it defines the thickness of the 
total epitaxial layer, i.e., t Si1-yCy + tcap in Fig. 6.1 (a). The buried Si1-yCy layer, of a 
thickness of tSi1-yCy, was first grown on a silicon substrate and this was followed by a 
silicon capping layer of thickness, tcap. The sum of the thicknesses of the Si1-yCy layer and 
the silicon capping layer is the total thickness of the epitaxial layers, i.e., t Si1-yCy   + tcap , 
which is kept constant at 180 nm.  
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(a)      (b) 
Figure 6.3 (a) Schematic showing the locations of the channel implant profiles 
and EOR defect regions in the S/D junction regions with respect to the carbon 
(Si1-yCy ) layer. (b) Table summarizing the dimensions of the epitaxial layers and 
the overlap between the Si1-yCy layer, and the implant profiles and defect regions  
 
 
With reference to the table shown in Fig. 6.3(b), tcap of 20, 60 and 90 nm were 
chosen to strategically contain different regions of the implant and defect profiles within 
the Si1-yCy layer. A tcap of 20 nm has almost all the channel implants and damage profiles 
within the Si1-yCy layer. It is essential that a minimum silicon capping thickness (tcap) is 
(Control) None0180
S/D EOR + Punchthrough9090
S/D EOR + Punchthrough 
+VT
12060
S/D EOR + S/DE EOR + 
Punchthrough + VT
16020
Regions contained within 
Si1-yCytSi1-yCytcap
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used so as to ensure quality oxide growth. A tcap of 60 nm positions the Si1-yCy layer to 
overlap the entire punchthrough implant profile and a portion of the VT implant profile, 
while containing the S/D EOR region. A tcap of 90 nm contains only the punchthrough 
implant profile and the S/D EOR within the Si1-yCy layer. Finally, a tcap = 180 nm is used 
as the control with only epitaxial silicon layer grown.  
 
6.2.2 Device Fabrication 
The flowchart for the fabrication of the nMOSFET is shown in Fig. 6.1(c). 
Illustration for the detailed fabrication process is provided in Appendix A.4. Shaded 
stages in Fig. 6.1(c) highlight the main differences in our device fabrication compared to 
a normal fabrication flow. The major modifications include changes at the substrate level, 
where epitaxy technique was used to incorporate the Si1-yCy layer, and SPER activation of 
dopants.  
Epitaxial Si1-yCy and silicon cap layers were grown on p-type silicon (100) by 
means of low pressure chemical vapor deposition (LPCVD). X-ray diffraction (XRD) 
rocking curves has determined the carbon content of the Si1-yCy layer to be of 0.08 %, 
indicating that carbon incorporation is at the impurity concentration level.   
After the growth of epitaxial layers, the appropriate channel implantations were 
performed with the punchthrough and VT implants. Rapid thermal oxidation was 
performed at 950 ˚C for the gate insulator formation, followed by an in-situ doped 
polysilicon gate. During the gate oxidation with a targeted thickness of 3.5 nm, the 
temperature used was adequate for the activation of the channel implantations. An arsenic 
source and drain extensions (SDE) implantation was subsequently performed prior to the 
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spacer deposition. This was followed by an arsenic S/D implantation at a dose of 2.5×1015 
cm-2. SPER activation was carried out at 850 ˚C for 3 minutes. An annealing at this 
temperature would yield a SPER rate of ~8×102 nm/s [33], suggesting that an annealing 
time of 0.12 s would suffice for the complete re-crystallization of the 92 nm amorphous 
layer at the S/D regions. An annealing time of 3 minutes would therefore ensure the 
complete re-growth of the amorphous layer. Finally, nickel salicide was formed using 
RTA at 450 ˚C for 30 s to have minimal thermal exposure during post-SPER processing 
steps. In Fig. 6.2(b), the layout dimensions of the S/D overhang of 65 µm and a width of 
150 µm of the device are indicated. Having such large dimensions allows for an 
immediate probing upon salicidation, which alleviates the need for contact and 
metallization masking steps.  
 
6.3 Junction leakage of n+-p junctions of the nMOSFET 
 The cumulative distributions for the junction leakage of the fabricated devices are 
shown in Fig. 6.4. The junction leakage was measured at a reverse bias of 1.0 V, which is 
the operating voltage for high performance (HiP) and low standby power (LSTP) devices, 
as predicted by the International Technology Roadmap for Semiconductor (ITRS) [9] at 
the 45 nm node. Indicated also in Fig. 6.4 are the standby leakage current of the low 
operating power (LOP) and LSTP devices of 7×10-9 A/µm and 6×10-11 A/µm, 
respectively for the given technology node. The high junction leakage requirement of 
1×10-7 A/µm for HiP devices is not indicated as it is beyond the range of Fig. 6.4. It is 
interesting to observe that under the SPER activation, the silicon device (tcap= 180 nm) 
meets the leakage requirements for the HiP and LOP devices, indicating the feasibility of 
implementing SPER activation for the HiP and LOP devices. However, its leakage value 
with a mean at 7×10-11 A/µm meets marginally the LSTP device leakage requirements. 
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This hampers the application of SPER to these devices as actual device implementation 
requires additional leakage margin to cater to other leakage components associated with 
short channel effects (SCE) and process margin. The higher leakage current in the tcap= 
180 nm device, compared to Si1-yCy devices (tcap= 20, 60, 90 nm), is most likely attributed 
to the presence of residual EOR defects, which remain stable [12] under SPER annealing 
conditions in the former. In the presence of carbon, these defects are substantially 
eliminated [22] 
 





































Figure 6.4 Cumulative distribution of junction leakages measured on transistors 
at Vd = 1.0 V. The junction is located within a region of punchthrough and 
channel implant. 
 
In Fig. 6.4, the leakage distributions of devices subjected to a spike annealing at 
1050 °C and a millisecond flash annealing at 1300 °C device reported in the literature [86] 
are also included for comparison with our devices. The Si1-yCy devices with tcap = 20, 60 
and 90 nm exhibit junction leakages with mean values of 4×10-12, 8×10-12 and 3×10-12 
A/µm, respectively, revealing a suppression of approximately one order of magnitude 
compared to the control (tcap= 180 nm). Their leakage distributions are comparable to that 
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for the referenced 1050 °C spiked annealed devices, indicating a substantial elimination 
of EOR defects in the S/D junctions of the SPER Si1-yCy devices.  
Si1-yCy device with a Si1-yCy layer that overlaps both the S/D EOR and SDE EOR 
regions (tcap = 20 nm) is expected to display a smaller junction leakage compared to one 
with a Si1-yCy layer that overlaps only the S/D EOR (tcap = 60 nm), as more of the EOR 
defects would be removed after SPER activation in the former. However, this is not 
necessarily true, as shown in Fig. 6.4, where the tcap = 90 nm device can display a 
junction leakage which is below those of the tcap = 20 and 60 nm devices. 
 A possible reason for the difference in the higher junction leakages in the tcap = 20 
and 60 nm devices can be due to the additional interface trap charges which may be 
present when the Si1-yCy layer is located too close to the silicon surface during gate 
oxidation. The presence of the interface trap offers an additional tunneling path (Fig. 6.5) 
which contributes to drain leakage current.  This is especially true with the tcap = 20 
device where the gate leakage is observed to increase by ~4 times larger than the other 
Si1-yCy devices with tcap = 60 nm and 90 nm, as will be seen in Fig. 6.8 (b) and is further 
discussed in the next section. The highest junction leakage among the carbon devices,  the 
tcap = 60 nm device, can possibly be due to a combined effect of junction leakage current 












Figure 6.5 Schematic indicating the possible additional junction leakage 
tunneling path with the presence of trap charges at the Si-SiO2 interface. 
 
 





























Reverse Bias, Vd (V)  
Figure 6.6  Junction leakage versus reverse bias. GIDL current manifests at large 
reverse bias. Dashed lines indicate the off leakage current at the given operating 




Junction leakage behavior of the MOSFETs, shown in Fig. 6.6, was measured in 
order to assess the details for the leakage distributions. The dashed lines in Fig. 6.6 are 
meant as guides for referencing to the ITRS [9] leakage requirements for the LOP and 
LSTP devices at the proposed supply voltages at the 45 nm technology node. Devices 
display a leakage behavior that can be divided into two regions. Firstly, the n+-p junction 
leakage is revealed at low reverse bias, followed by an increase in the slope of the leakage 
current under increasing reverse bias, which indicates a change in the dominating leakage 
mechanism. The change in the slope of the leakage current curve may be attributed to the 
onset of gate induced drain leakage (GIDL) current [5] as the gate is biased under fixed 
accumulation potential to minimize the surface induced leakage current [92].  
 
 
      n+-p leakage
GIDL
 
Figure 6.7 Schematics illustrating components contributing to a junction leakage 
current in a transistor. SCE is assumed to be eliminated. Arrows indicate the 




The increase in the spread of the leakage distribution shown in Fig. 6.4 for devices 
with lower leakage (i.e., tcap = 90 nm)  can be explained by looking at the competing n+-p 
junction leakage and the GIDL current components (see Fig. 6.7). As revealed in Fig. 6.6, 
devices with reduced n+-p junction leakage display an earlier onset of the GIDL leakage.  
The required Vd for the onset of GIDL for the tcap = 90 nm device is ~0.8 V, compared to 
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~1.6 V for the control (tcap = 180 nm).  As the measurements in Fig. 6.4 were performed 
at Vd = 1.0 V, the junction leakage of the tcap = 90 nm device was sampled at the transition 
between the n+-p junction and the GIDL current components. At the transition, the 
dominant leakage current is not well defined, thus causing the increase in the spread of 
the leakage distribution. Nevertheless, the distribution of the junction leakage remains 
comparable to the 1050 oC spike annealed reference device. A measurement performed at 
smaller Vd, for instance, at 0.5 V, would most probably improve the uniformity of the 
leakage data but this would not be representative of the proposed operating supply 
voltages in the roadmap. 
 
 
6.4 Gate stack characteristics 
 Next, the characteristics of the gate capacitor are examined as the gate stack has a 
significant effect on the current-voltage behavior of the transistors.  Fig. 6.8(a) shows the 
cumulative distribution of the gate leakage of the devices with an accumulation bias at the 
gate of 1.5 V. At a cumulative probability of 60 %, the gate leakage for the Si1-yCy 
devices with tcap = 20, 60 and 90 nm are 1.3, 0.34 and 0.4 nA , respectively, much lower 
compared to the silicon control of 8.7 nA. This shows that the Si1-yCy devices exhibit a 
reduction in the gate leakage current. Further examination of the current leakages is 
shown in Fig. 6.8(b). With the exception of the tcap = 20 nm device, the Si1-yCy devices 
display a gate leakage behavior that is similar to the control (albeit a smaller leakage 
current), demonstrates that the growth quality of the gate oxide does not vary significantly 
from the incorporation of carbon in the silicon substrate. However, for the tcap = 20 nm 
device, the gate leakage current is seen to increase at a faster rate than the other Si1-yCy 
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devices at Vgb = 0.75 V.  This implies that when the Si1-yCy layer is located too near the  
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(a)       (b) 
Figure 6.8(a) Cumulative distribution of the gate leakage current and (b) gate 
leakage behavior of the fabricated devices. 
 
 
In order to investigate the decrease in the gate leakage, high frequency 
capacitance-voltage, C-V, measurements were performed at 100 kHz on capacitor 
structures with an area of 65.6 × 130 μm2. Fig. 6.9 depicts the C-V measurements 
performed on the devices. The Si1-yCy devices exhibit a decrease in the accumulation 
capacitance. At a gate bias of -2.0 V, the capacitance for the silicon device is 69.2 pF, 
while the Si1-yCy devices display capacitances of 63.6, 59.2 and 57.4 pF respectively for 
tcap = 20, 60 and 90 nm. Under the accumulation bias, the capacitance is the gate insulator 
capacitance which may be given by the general expression,  
oxt
AC e= ,  
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where ε is the permittivity of the oxide, A is the area of the capacitor, and tox is the 
thickness of the gate oxide. The capacitance area, A is defined by the layout of the 
transistor. Therefore, the capacitance decrease suggests that there is either an increase in 
the oxide thickness or a decrease in the permittivity of the gate oxide in the presence of 
carbon.  
 








frequency = 100 kHz






















Figure 6.9 C-V measurement performed on capacitors with an area of 65.6 × 130 
μm2 at a frequency of 100 kHz.  
 
 
 An initial assumption was made that ε did not change with tcap. Then, curve fitting 
of simulated C-V curves to the C-V measurements in Fig. 6.9 was used to obtain the 
equivalent oxide thickness (EOT) of the devices. The extracted EOTs were 3.97, 4.20, 
4.33, and 3.74 nm for the tcap = 20, 60 90 and 180 nm devices, respectively. These EOT 
values corroborate well with the physical thickness obtained from SIMS measurements 
shown in Fig. 6.9, indicating that the assumption of ε being not affected by carbon 
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incorporation is reasonable. These observations also indicate that the presence of carbon 
in the substrate have an effect on the growth kinetics of gate oxidation. 

















































Figure 6.10 Equivalent oxide thickness (EOT) versus the physical thickness 
measured by secondary ion mass spectroscopy (SIMS). Numbers indicate the 
thickness of the tcap layers. Inset: SIMS profiles of the gate oxide. Horizontal line 
indicates the reference used for extraction of the oxide thickness. 
 
 
 The results of this study indicate that the presence of carbon in silicon does not 
change the ε of the gate oxide. A drop in the gate oxide capacitance is observed and this 
can be attributed to the change in the physical gate oxide thickness. However, when the 
Si1-yCy is positioned too close to the surface (tcap = 20 nm), an increase in the gate leakage 
is observed which may indicate that gate oxide quality has been degraded. As the drive 
current, ID,sat, of the MOSFET is a strong function of the gate capacitance, this variation 
has to be taken into account when analyzing the I-V characteristics.  
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6.5  I-V characteristics of carbon incorporated n-MOSFET  
The ID-Vgs behavior comparison between a Si1-yCy device of tcap = 60 and a control 
of tcap =180 nm is presented in Fig. 6.11(a). These devices have a width to length ratio 
(W/L) of 150/0.18 µm/µm and its layout dimensions are as previously described in Fig. 
6.1(b). Vgs has been intentionally swept into strong accumulation in order to accentuate 
the differences in the off state leakage of these transistors.  
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(a)     (b) 
Figure 6.11 (a) ID-Vgs characteristics comparing the devices fabricated with tcap = 
60 nm or 180 nm (control). (b) The ID-Vds measurements showing an 
improvement in the current drive for the Si1-yCy device (tcap = 60 nm) compared 
to the control.  
 
From Vgs = -2.0 to -1.2 V (for Vds = 2.0 V), both devices display similar ID 
dependence on Vgs, as shown in Fig. 6.11(a). While GIDL is observed under strong 
accumulation of the transistors, an interesting anomaly exists in the weak accumulation or 
depletion region in the channel. At the bias of Vgs = -1.2 V, the slope of the control device 
decreases indicating a change in the leakage mechanism. This may be explained by the 
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transition between the competing contributions, from GIDL to the n+-p junction leakage 
current component. As the potential applied to the gate increases (i.e., becoming less 
negative), the carrier concentration at the channel decreases. This allows an increase in 
the depletion width of junction at the surface region, hence resulting in a reduced GIDL 
component. At the bias of Vgs ~ -1.2 V, the n+-p junction leakage current becomes the 
dominant component, which is indicated by the reduction in the ID dependence with the 
gate bias. Interestingly, the onset for change in the leakage slope of the tcap = 60 nm 
device takes place at Vgs ~ -1.0 V, which is indicative of the reduced n+-p junction 
leakage component. This leakage minimizes at ~4.7×10-11 A/µm, illustrating a leakage 
suppression of approximately two folds with respect to that of the control (~ 1.1×10-10 
A/µm).  When the n+-p junction leakage is sufficiently low, only GIDL current may be 
observed.. The linear sweep of ID-Vgs in Fig. 6.11(a) reveals that the subthreshold swing 
of the Si1-yCy device (tcap = 60 nm) is ~85 mV/dec, which is similar to that of the silicon 
control. This indicates that carbon incorporation did not change the switching 
performance of the device. Fig. 6.11(b) shows the ID-Vds of the tcap = 60 nm device 
compared to the tcap = 180 nm device. Defining ID,sat at Vgs-Vth = 1.5 V and Vds = 2.0 V, 
the tcap = 60 nm device shows an 8.8 % enhancement in ID,sat compared to the control 
silicon device.  The increase in accumulation ID seen with the Vds = 0.1 V biasing can be 
attributed to the differences in the junction leakage current of the devices. 
Fig. 6.12 summarizes the Ioff for the various fabricated devices, taken at the 
minima of the ID for Vds = 2.0 V, just prior to the onset of inversion in the channel. Ioff 
remains less than 0.5 ×10-10 A/µm for the tcap = 20 and 60 nm devices, and increases 
gradually with increasing tcap. Beyond that, Ioff reaches a value of 0.7×10-10 A/µm for tcap 
= 90 nm device, which eventually increases to ~ 1.1×10-10 A/µm for tcap = 180 nm. Here, 
the leakages due to the presence of residual SDE EOR and S/D EOR defects are observed. 
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The Ioff reduction with respect to the control depends on the amount of EOR defects 
eliminated, which in turn is a function of tcap, as illustrated in Fig. 6.3(c). As Ioff was 
measured at a value of Vgs slightly less than Vth, a depletion potential is present in the 
channel. Under the biasing, the GIDL component is effectively minimal, and thus Ioff 
becomes more dependent on the n+-p junction leakage. The measurements under the bias 
condition reveal the differences in the current leakages in the SDE and S/D regions.  
From these experimental observations, it can be concluded that it is unnecessary to have 
the Si1-yCy layer overlapping the entire EOR region (i.e., S/D EOR and SDE EOR) for an 
effective suppression in Ioff. Instead, a Si1-yCy layer which is positioned close to the SDE 






































Figure 6.12 (a) Depth dependence of the drive current, ID,sat measured on devices 
with a tcap = 20, 60 90 and 180 nm (b) Normalized drive current, ID,sat with its 
associated Ioff  are shown  for the various devices. 
 
In contrast to the Ioff trend, the ID,sat behavior shows an interestingly anomalous 
behavior. Instead of an expected highest ID,sat for the tcap = 20 nm device, a degradation of 
5 % is observed compared to the control, as seen in Fig. 6.12. One of the reasons for this 
anomaly could be that tcap is too thin or the Si1-yCy layer is too near the gate oxide.  In 
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section 6.4, changes were observed in the gate leakage behavior when the Si1-yCy layer is 
located too close to the gate insulator (tcap = 20 nm), this indicates that when the Si1-yCy 
layer is positioned too close to the surface the gate oxide / silicon interface properties may 
have been degraded with a higher interface face trap density [26]  
 
The maximum ID,sat is observed in the tcap = 60 nm device, with an enhancement of 
~ 8.8 % and this enhancement decreases as the overlap between the Si1-yCy layer and the 
channel implants decreases beyond tcap = 60 nm. To further understand the trend of ID,sat 
shown in Fig. 6.12, the acceptor concentration in the channel region was extracted by 
capacitance-voltage, C-V profiling and this is shown in Fig. 6.13(a). As the C-V profiling 
is limited to the maximum depletion width of the channel region, only the depletion 
region dopant profile is indicated. The depletion width is indicated by the abrupt rise in 
the dopant concentration. As boron is known to de-activate [24, 93] in the presence of 
carbon, the changes seen in the acceptor profiles may be due to two competing factors, 
i.e., a change in the boron concentration owing to diffusion during thermal annealing or 
the deactivation of boron in the presence of carbon. Although it is not possible to pinpoint 
the cause of change in the acceptor concentration of the channel region for the tcap = 20 
nm device with respect to the tcap = 90 and 60 nm devices, one may examine the effect of 
ionized impurities. In order to assess the acceptor concentration at the channel of the 













dxxNN , where the integration was performed from a distance of 
approximately twice the debye length onwards and prior to onset of inversion in the CV 
measurement.. The relationship between the Nchnl and ID,sat enhancement (with respect to 
the control device with tcap = 180 nm) is shown in Fig. 6.13(b), which reveals a direct 
inter-dependence between the two.  It is also seen that Nchnl is the highest for the tcap = 20 
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nm device. As higher Nchnl means higher ionized impurity scattering [94], this could be 
another reason that   explains the lowest ID,sat observed for the tcap = 20 nm device.  The 
linear relation between the ID,sat and Nchnl conforms well to the log linear relationship 
between mobility and impurity concentration shown by Takagi [94]. Based on the 
preceding discussion, it is observed that an optimized tcap is necessary in order to prevent 
the deteriorating effects of carbon to the oxide layer. 
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(a)      (b)  
Figure 6.13(a) The capacitance-voltage (C-V) profiling of the acceptor 
concentrations for devices with a silicon cap layer thickness of 20, 60, 90 and 
180 nm.  (b) Effect of the channel concentration to the enhancement factor in the 
measured drive current. Numbers represent the thicknesses of the carbon layers. 
 
 In summary, by incorporating carbon, it is possible to achieve a reduction in Ioff in 
devices activated by SPER annealing. An incremental dependence Ioff with tcap suggests 
that a sufficient overlap of carbon and the damage profile at the junction regions is 
necessary for an effective Ioff suppression. In order to achieve improvement in ID,sat  
performance, an optimum tcap (= 60 nm) exists and it is not advisable to locate the carbon 
layer too close to the surface as it can not only induce an increase in the channel acceptor 
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concentration but also lead to a higher trap density at the gate oxide / silicon interface, 
thus leading to degradation in ID,sat.   
  
6.6 Analysis of body effect 
From the previous section, it has been observed that the acceptor concentration in 
the channel region of MOSFET changes with varying tcap. The change in channel 
concentration suggests that other electrical parameter of the MOSFET may also be 
impacted by the incorporation of carbon. One of the established electrical parameter 
which is affected by the change in the impurity concentration is the body sensitivity factor, 









 q: coulomb charge; εsi: permittivity of silicon; Cox 
gate oxide capacitance, Neff doping concentration of the substrate. This section, therefore, 
examines the effect of carbon incorporation on γ.  
Devices were fabricated with the same fabrication steps as the previous section 
but with S/D annealing performed at 850 °C for 30 s, instead of 3 mins to further 
minimize boron diffusion in the channel. This is desirable as a tighter boron distribution 
in the channel forms abrupt retrograded profiles that are beneficial for ID,sat and Ioff 
performance of the transistor. The ID,sat and Ioff characteristics of the devices display a 
trend which may be explained based on similar reasoning in previous section and are 
therefore omitted in this discussion which focuses on the γ.  
 The threshold voltage, Vth, is defined as the gate voltage required for the drive 
current, ID, to reach a value of 0.1 µA/µm at Vds = 0.05 V. Fig. 6.14(a) shows the change 
in threshold voltage, ΔVth, of the various devices with tcap of 20, 60, 90 and 180 nm 
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(control) for a RTA at 850 ˚C for 30 s. The body bias is varied at increasingly negative 
bias up to - 1.5 V.  The ΔVth  for the tcap of  20, 60 and 90 nm devices are similar (RTA at 
850 ˚C for 30 s). The γ obtained from the slope of the plots shown in Fig. 6.14(a) are 
depicted in Fig. 6.14(b). While a γ of 0.128 V1/2 is observed for the control device, a 
lower value of ~0.06 V1/2 (a reduction in γ by 53.13%) is found for Si1-yCy devices with 
tcap = 20, 60 and 90 nm. This suggests that carbon incorporation has led to a reduction in γ 
and that an overlap between the Si1-yCy layer and the punchthrough implant is sufficient 
for an effective suppression of γ.  
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(a)     (b) 
Figure 6.14(a) Effect of body bias on the change in threshold voltage, ΔVth, of n-
MOSFETs with rapid thermal annealing at 850 ˚C (solid symbols) or 950 ˚C 
(empty symbols) for 30 s. (b) The extracted body sensitivity parameter, γ, versus 




In order to understand the reasons for γ suppression, capacitance-voltage (C-V) 
dopant profiling was performed. Fig. 6.15 shows the extracted profiles for the 850 ˚C 
annealed devices. The profiles of the tcap = 20 and 60 nm devices are found to be similar 
with a peak of 4×1017 cm-3 at a depth of 11.1 nm. Although the tcap = 60 nm device only 
 119 
contains the tail end of VT implant profile within the Si1-yCy layer, a significant portion of 
the implant is likely to lie within its vicinity where the carbon sinking mechanism is 
effective [19]. This has led to a suppression in boron diffusion, which is similar to the tcap 
= 20 nm device and thus, resulted in the observed profile. Device with a thicker silicon 
cap layer at tcap = 90 nm has an increased peak concentration of  6×1017 cm-3 and is 
shifted towards the surface at 10.8 nm.  In the absence of the Si1-yCy layer, the control 
device reveals a peak which is located at a depth of 7.72 nm with the highest 
concentration of 7.8×1017 cm-3. These profiles illustrate that the surface pile up of boron 
dopants increases with reducing overlap between the Si1-yCy layer and the channel 
implants or increasing tcap. The maximum depletion width, Wdep, of the carbon devices 
are the same, at 65 nm, while Wdep for the control is at 50 nm. As it has been shown 
earlier that γ hardly depends on tcap for Si1-yCy devices. A direct estimate γ to the 
















1  [where Cdep is the channel 
depletion capacitance; Cox, the gate oxide capacitance; sie , the permittivity of silicon]. 
This indicates that Wdep is dominant in the determining γ in these devices rather than the 
dopant pile up. 
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Figure 6.15 Acceptor concentration of devices in the channel with a silicon cap 
layer at the thicknesses of 20, 60, 90 and 180 nm.  
 
 
Further investigation on the suppression of γ was performed by annealing devices 
at an increased RTA temperature of 950 ˚C for 30 s. Here an effective dopant 








)(1 , is defined. It is 
intended to combine the effects of both the dopant concentration Wdep into the analysis. 
Fig. 6.14 shows that the γ suppression depends on the RTA temperature. At 950 ˚C, γ 
decreases from 0.239 V1/2 for the control device to 0.133 V1/2 (a reduction of 44.35%) for 
the Si1-yCy device with a tcap of 20 nm. This is because the exposure to a higher 
temperature would affect Neff and thus changes the γ parameter.  Fig. 6.16(a) shows a plot 
of γ versus Neff for silicon and carbon (tcap = 20 nm) devices annealed at 850 and 950 °C.  
The silicon device displays an increase in Neff from 5.4 ×1017 cm-3 at 850 °C to 8.2×1017 
cm-3 at 950 ˚C, depicting an increase Neff by 52 %. In comparison, the Si1-yCy device 
shows an increase in Neff from 2.5×1017 to 3.6×1017 cm-3 - an increase of 44 %, 
demonstrating that the Neff of Si1-yCy devices has reduced temperature sensitivity. It is also 
observed in Fig.6.16(a) that Neff of Si1-yCy devices has been reduced by ~55% compared 
to silicon devices. This is expected as boron diffusion is known to be suppressed in the 
presence of carbon. The reduction in Neff of Si1-yCy devices has resulted in a lower γ. 
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(a)     (b) 
Figure 6.16(a) Effect of an increase in RTA temperature to 950 °C on the body 
sensitivity parameter, γ, and effective concentration, Neff, for an n-MOSFET with 
a Si1-yCy layer of  tcap = 20 nm. (b) The combined body sensitivity parameter, γ, 
for all fabricated devices versus increasing effN .  The solid line represents the 
theoretical γ for a long channel device, γlong for comparison. 
 
An empirical relation exists between γ and effN [5, 96], and Fig. 6.16(b) shows a 
combined plot of for all silicon and Si1-yCy devices fabricated. The solid line shows the 
empirical relation of a long channel device ( longg ) [5, 97]. As γ varies with technology 
nodes [95, 96], γ of the fabricated devices exhibits a reduced value. However, the gradient 
of the γ versus effN  plot is comparable to that of the long channel, demonstrating that 
Si1-yCy devices behave in a similar manner to silicon devices. 
 
In conclusion, a suppression in the body sensitivity parameter, γ, in n-MOSFET 
was observed in the presence of a buried Si1-yCy layer. This is linked to 2 key parameters, 
namely the depletion width and Neff.  For effective suppression of γ, it is sufficient to 
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contain the punchthrough implant within the Si1-yCy layer. It has also been shown that 
such devices exhibit reduced processing temperature dependence. 
 
6.7  Reducing SPER annealing temperature 
 The annealing for the SPER devices was also performed at sufficiently low 
temperatures in order to investigate the Si1-yCy devices under a further reduced 
temperature regime where dopant diffusion is negligible. SPER annealing for Si1-yCy 
devices with tcap = 20 nm was performed at 750 °C and 550 °C for 10 minutes. 
 
 Transistors with a Si1-yCy layer (tcap = 20 nm) that operate reasonably well can be 
fabricated under the annealing temperature of 750 °C and 550 °C, as shown in Figs. 6.17 
and 6.18. Fig. 6.17 shows the transistor IV behavior of a tcap = 20 nm after a 750 °C 
annealing. GIDL features under the accumulation potential show similar characteristics to 
that at the 850 °C annealing (Fig. 6.11(a)), indicating a similar leakage mechanism. The 
subthreshold slope indicates a value of 87 mV/dec which shows that the switching 
performance of the device does not significantly degrade under the reduced annealing 
temperature.  
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Drain Voltage, Vds (V)
Si1-yCy 750 
oC
Vgs-Vth=0.4, 0.6, 0.8, ..., 1.6 V
 
(a)      (b) 
Figure 6.17(a) ID-Vgs characteristics and (b) The ID-Vds, for a tcap = 20nm device 
activated under SPER annealing of 750 °C for 10 mins. 
 
  
The IV behavior of the 550 °C annealed device is shown in Fig. 6.18. It displays a 
reasonable transistor behavior, indicating the possibility of performing the S/D activation 
annealing under the reduced temperature. However, the ID-Vgs sweep under accumulation 
conditions (Fig. 6.18(a)) shows deviation from the 750 and 850°C annealed devices, 
which suggests a change in the dominating leakage mechanism under the reduced 
annealing temperature. Instead of a continuous decrease in the Ioff until the onset of 
inversion, a plateau is seen at Vgs= 1.0 V for Vds = 2.0 V. The plateau may be explained 
based on the change in the GIDL versus p-n junction leakage under a similar manner to 
that discussed previously.   
 
 124 



























































Drain Voltage, Vds (V)
Si1-yCy 550 
oC
Vgs-Vth=0.2, 0.4, 0.6, ..., 1.6V
 
(a)      (b) 
Figure 6.18(a) ID-Vgs characteristics and (b) The ID-Vds, for a tcap=20nm device 
activated under SPER annealing of 550°C for 10 minutes. 
 
 Fig. 6.19(a) summarizes the effect of the SPER temperature on the transistor 
behavior. Ioff of the SPER devices increases with reducing annealing temperature. The 
most significant increase in Ioff of nearly two orders of magnitude is observed when the 
annealing temperature is reduced from 750 to 550 °C. This can be explained by carbon 
interstitial related defects which remain present in the active region of the transistor under 
reduced annealing temperature, established in the previous section. ID,sat , however, 
experiences smaller changes under reduced annealing temperature. When the annealing 
temperature decreases from 850 to 750 °C, Id,sat decreases marginally from 543 to 541 
μA/μm, indicating a minimal change in the drive current for the given temperature range. 
With a further reduction in the annealing temperature to 550 °C, Id,sat decreases by 



























      
    
Figure 6.19(a) Id,sat (Vgs-Vth=1.6V Vds = 2.0)  and Ioff (minimum of ID-Vgs sweep) 
behavior of the Si1-yCy devices annealed at various SPER temperature. 
 
 The possibility of performing the S/D activation under a substantially reduced 
SPER temperature has been explored. The motivation which led to the current work was 
to study the behavior of Si1-yCy devices under a substantially reduced temperature region. 
Findings from the device study indicate that while it is possible to achieve reasonable 
devices with an SPER temperature as low as 550 °C, a significant increase in the Ioff  is 
observed. On the other hand, Id,sat remains relatively resilient to the annealing temperature. 
Therefore, it has been observed in this experiment that a S/D annealing temperature of 




 The design of the Si1-yCy layer has been discussed in order to achieve a two fold 
benefit, i.e., a minimized junction leakage and an enhanced drive current for MOSFET. 
The fabrication and characterization of the carbon incorporated nMOSFET have also 
been presented. Fabricated devices reveal that the incorporation of carbon assist in the 
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suppression of junction leakage in SPER devices and this requires a sufficient overlap of 
the carbon layer with the damage profile.  
At the channel, the notion of locating the Si1-yCy layer as close to the surface as 
possible for maximum boron suppression to realize a retrograded channel [88-90] 
proposed earlier was inappropriate. Our results show that when the Si1-yCy layer is 
positioned too close to the gate oxide, tradeoffs from carbon incorporation are observed. 
This is manifested through an increase in the gate leakage and degradation in ID,sat. An 
optimal position of the carbon layer is needed in order to achieve a maximum ID,sat while 
minimizing the Ioff. From the experiments, this has been observed in the tcap = 60 nm 
devices.  The Si1-yCy devices also exhibit suppression in body effect parameter owing to a 
change in the acceptor concentration in the channel depletion region. Finally, while it is 
possible to fabricate devices incorporated with carbon using an annealing temperature as 
low as 550 °C. However, 750 °C annealing would be necessary in order to minimize Ioff. 
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CHAPTER 7 




The current work was motivated primarily by the need for a defect free substrate 
when dopants are activated by a reduced thermal budget annealing. Implantation defects, 
in particular at the end-of-range (EOR) region, require high temperature exposures with 
activation energies of ~5.5 eV for their dissolution. Future annealing techniques, which 
aim to achieve maximum dopant activation with minimized thermal budget, such as the 
solid phase epitaxial regrowth (SPER) annealing, are unable to satisfactorily remove the 
EOR defects. Carbon incorporation in silicon has been known to act as sink for silicon 
interstitials (I) and would modify phenomena related to the I’s, such as suppression in the 
enhanced boron diffusion and implantation defects.  
Incorporation of substitutional carbon in order to facilitate defect annealing has 
been examined in this work. Initially, the evolution of defects with carbon incorporation 
was investigated at the material level. At a later stage, effects of carbon incorporation at 
the device level were also examined. 
 In order to perform the material investigation, indium implantation was used. It 
has a two-role function of amorphizing the silicon substrate and as the EOR markers. It 
has been shown that incorporation of 0.07 % of carbon, solely at the EOR of the 
implantation, can lead to the elimination of the EOR defects. Further investigations have 
revealed that it is possible to suppress EOR defects under substantially reduced annealing 
temperature of 650 °C.  Defect annealing under reduced temperature can potentially be 
applied to eliminate defects in SPER annealing for device fabrication. 
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 Later stages of the work involved the examination of the effects of carbon 
incorporation on solid state devices with SPER annealing. It was shown that under an 
SPER annealing (700 °C for 30 s), carbon incorporated devices show a suppression of 
approximately 8 times in the junction leakage current. The leakage suppression was 
attributed to a substantial elimination of the EOR defects, which suggests that the leakage 
component due to carbon related defects is smaller than that of EOR induced. Further 
suppression in the leakage current (~50 times) is possible in carbon incorporated devices 
when exposed to a “thermal driving” step, intended to reduce the interstitial carbon 
concentration at the junction. During this step, the Si1-yCy devices were exposed to a low 
temperature, at 750 or 850 °C for several minutes. The leakage current in the Si1-yCy 
devices was seen to depend strongly on the annealing time.  
 Primarily, the Si1-yCy was designed to suppress the EOR defects at the junction 
region of the devices As the enhanced diffusion of boron can be suppressed in the 
presence of Si1-yCy, nMOSFET devices were fabricated in order to extend its application 
into the channel region of the MOSFET. This may assist in engineering of the boron 
profile in the channel region. Fabricated devices showed variation in the physical 
thickness of the oxide which suggests that the kinetics of the gate oxidation may be 
affected. I-V characteristics of nMOSFETs have revealed Ioff which reduces with an 
increasing overlap between the Si1-yCy and the junction region. For engineering of the 
channel profile however, it is not necessary that the Si1-yCy has to overlap the channel 
implantations as much as possible to result in the largest ID,sat. This was intended initially 
as the largest overlap would yield the most retrograded boron profile. When the Si1-yCy is 
located too close to the gate oxide region, tradeoffs from carbon incorporation was 
manifested with the degradation in ID,sat . This was attributed to an increase in channel 
acceptor concentration and higher gate oxide / silicon interface trap density. Owing to the 
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changes in the channel acceptor concentration with carbon incorporation, the body effect 
factor was also seen to be affected, i.e., suppressed in the presence of carbon. An 
annealing temperature at 750°C is also determined to be most suitable to achieve 
minimum Ioff in the Si1-yCy devices while maintaining a sufficiently high ID,sat. 
  
7.2 Future work 
 Earlier work [24, 25, 58] has expressed apprehension on the effects of interstitial 
carbon complexes on the junction leakage of the devices. It has been shown in this work 
that the leakage currents induced by the presence carbon [98] complexes may be lesser 
than an EOR induced leakage current. The leakages induced by carbon complexes may 
further be suppressed by having a prolonged low temperature annealing, implying that for 
an effective implementation of carbon in devices, it is desirable to remove carbon 
interstitials eventually. Although unseen in the I-V characteristics of the fabricated 
MOSFET devices, the diffusing carbon interstitials into the channel cause degradation to 
the transistor performance [50, 70]. This suggests that while the prolonged annealing is 
suitable for junction, it may be inappropriate for transistor fabrication. Undeniably, more 
effective method of removal of interstitial carbon would be appreciated for successful 
implementation at transistor level. 
Thus far, the work with carbon incorporation in devices involves qualitative 
experimental explanations. Although there have been adequate kinetic studies performed 
on carbon and boron interaction [20, 42, 44, 57, 75], kinetics of carbon effects on defect 
suppression remain inadequate [23]. At the device level, a quantitative understanding of 
carbon effects and the device behavior remains lacking. A reasonably accurate predictive 
model in order to simulate these effects, i.e., carbon and defect suppression and carbon 





A.1 Effects of impurity on the SPER growth rate 
 
Impurity incorporation in silicon has profound effects on the growth rate in SPER. 
These impurity effects on the SPER will be assessed in the following paragraphs and the 
discussion has been focused on the more commonly used dopants in silicon device 
processing. These include phosphorus (P) and arsenic (As) for n-type dopants and boron 
(B) and indium (In) for p-type dopants. A review on the effect of presence of carbon (C) 
on SPER is also given.  
 
Phosphorus 
Table A.1 lists previous works related to the effect of P on the SPER [31, 32, 34, 
35, 99, 100]. While the intrinsic silicon exhibits an Ea in the range of 2.6 to 2.8 eV, the 
incorporation of P reduces Ea to 2.35-2.50 eV. The reduced Ea enhances the SPER rate 
which maximizes at a critical concentration of approximately 2.0-4.0×10
20
 cm-3. In earlier 
work [32], the maximum enhancement factor was found to be approximately 6 times that 
of the intrinsic silicon. Later on, it was found that the maximum enhancement factor may 
be more accurately extracted with a more uniformed doping profile achieved by multiple 
implantations into the silicon substrate rather than a single dopant implant which yielded 
a Gaussian type of dopant distribution. Improved investigation performed [35] using a 
uniformed P profile yields a higher SPER enhancement factor of about 8 times, which is 
about 30% higher than previously reported.  
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When the concentration of P incorporated rises above the critical value of 
~2.0×10
20
 cm-3, the regrowth rate begins to slow down and falls below that of the intrinsic 
silicon regrowth rate when its concentration increases above 2.0×10
21
 cm-3 [34]  
 
 





 Effects of arsenic incorporation on the SPER rate are summarized in Table A.2. 
Arsenic incorporation into silicon behaves similarly to the effects seen with the 
incorporation of P. In the presence of As, the regrowth rate has an enhancement factor of 
6. When the As concentration present in the amorphous layer reaches a critical 




 the regrowth rate slows down.. 
Although the maximum enhancement factor is seen similar to the case of P, investigations 
using a uniform As doping [36] suggest that its incorporation actually results in a smaller 
enhancement factor of 4 to 5 times. The Ea for the regrowth rate also decreases to the 
range from 2.3 to 2.5 eV. 
 









 6 2.35  Gaussian 
[99] 4.0×10
20
  2.38 2.7 Gaussian 
[34] 4.0×10
20
    Gaussian 
[100] 4.0×10
20
  2.45 2.65 Gaussian 
[31] 2.0×10
20
 8.0 <100>   Uniform 
[31] 2.0×10
20
 7.2 <110>   Uniform 
[31] 2.0×10
20
 9.2 <111>   Uniform 
[35] 1.7×10
20
  2.5 2.85 Uniform 
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Table A. 2 The effects of arsenic incorporation to the SPER regrowth rate 
 
An interesting phenomenon with the incorporation of arsenic is that temperatures 
in excess of 980 °C induce a competition between polycrystalline growth and the SPE 
growth [103]. During the thermal exposure, polycrystalline material forms in the 
amorphous region ahead of the α/c interface. This was observed at arsenic concentration 





 Growth velocity of the amorphous layer is significantly affected by the presence 
of low to moderate boron concentration. As summarized in Table A.3, an enhancement 
factor of 25 has been reported [32] for a Gaussian boron profile in the amorphous region. 
This is the highest among all the impurities thus far. The extremely high enhancement 
factor may be explained by the significantly reduced Ea of 1.9 eV, which is substantially 
reduced compared to that of that of the intrinsic silicon. A more accurate enhancement 
factor which is obtained from a uniform boron profile reveals that the enhancement factor 
is actually smaller of approximately 15 to 17 times [36, 101]. Critical boron concentration 
for the maximum growth rate remains in the region of 2.0-4.0×10
20
cm-3, similar to the 
critical concentration of phosphorus and arsenic. Difference in the direction of crystal 











 6   Gaussian 
[36, 101] ~10
20





    Gaussian 
[99] 8.0×10
19
  2.36 2.7 Gaussian 
[102] 1.3×10
20
  2.47 2.65 Gaussian 
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planes are also affected differently in the presence of boron. A <100> yields the highest 
crystal regrowth enhancement factor of 20.8 while the <110> and <111> orientations give 




Table A. 3 The effects of boron incorporation to the SPER regrowth rate 
  
 There are also other interesting behaviors which have been reported with the 
incorporation of boron. Although negligible boron [38] diffusion is expected at a 
temperature of 650°C, presence of EOR defects [78] causes boron to pile-up into the 
defect regions. Under high SPER temperature, the presence of high boron concentration 
also does not induce a polycrystalline surface as is the case with arsenic. However, the 
inclusion of fluorine through a BF2+ implant causes a competition between SPER and 




 As with the case of other dopants, indium incorporation slightly increases the rate 
of SPER [34]. Above its critical concentration of 6×10
19
 cm-3, the growth rate is slowed 









 25 1.9 2.7 Gaussian 
[36, 101] 2x10
20
 15-17   Uniform 
[31]  20.8 <100>   Uniform 
[31]  13.3 <110>   Uniform 
[31]  11.0 <111>   Uniform 
[34] 4x10
20
    Gaussian 
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down. Due to the lack of use in device fabrication compared to other dopants, extensive 
quantitative data are yet to be established. Literatures are still focused towards 
understanding the behavior of indium under an SPER condition rather than SPER in the 
presence of indium. A particularly interesting behavior is that the maximum amount of 
substitutional indium incorporation is only reached 5×10
19
cm-3 [28, 29], This value is of 
about two orders higher than its equilibrium solid solubility [28] of 8×10
17
cm-3 and 
suggests higher activation of the indium dopant is possible under SOER annealing. This is 
due to the metastable condition which is achieved during SPER annealing. Above 
5×10
19
cm-3, indium is rejected and “pushed out” of the crystalline silicon ahead of the α/c 
interface.  
 
In summary, it is reasonable to expect similar behaviors to the SPER of silicon 
due the presence of impurity. When a small amount of impurity is introduced, the SPER 
growth rate increases compared to that of intrinsic silicon. The growth rate enhancement 
continues until reaching a critical concentration where the growth rate peaks, after which 




A.2 Material data of selected group-IV elements 
 
 
Table below summarizes the material data which was extracted from reference [68] : 
 
 
Element C Si Ge 
Lattice Diamond Diamond Diamond 
Lattice constant, ao(Å) 3.5668 5.431 5.657 
Density (g/cm3) 3.515 2.329 5.323 
TCE α (10-6K-1) 1.0 2.56 5.9 
Bandgap Eg(eV) 5.48 1.11 0.664 
Dielectric constant ε 5.7 11.9 16.2 
Electron mobility μn cm2/Vs 1800 1450 3900 
Hole mobility μp cm2/Vs 1600 450 1900 
Effective mass m*    
Electron )(* ^em  - 0.19 0.08 
electron (||)*em  - 0.92 0.64 
Light hole )(* lmh  0.7 0.15 0.043 




A.3 Fabrication of gated diode 
 
This section presents the diagrammatic flow for the fabrication of the Si1-yCy gated diodes 
Subp -
 




· Epitaxial carbon incorporation through 












· Gate oxidation through rapid thermal 
oxidation (RTO) of 3.5 nm , followed 




















· Arsenic self-amorphizing implantation 
for n+-p junction formation  






· Annealing for activation of the 
implanted dopants and defect removal 






· Salicide formation, either NiSi or 









A.4 Fabrication of the nMOSFET 








· Epitaxial carbon incorporation 
through low pressure chemical 












· BF2+ implantation for anti-
punchthrough phenomenon 





· VT implantation for adjustment of 
threshold voltage 




· Gate oxidation through rapid 
thermal oxidation (RTO), 
followed by LPCVD polysilicon 




· Gate masking and patterning 
Subp -
 
· Arsenic source and drain 
extension implantation 
· As ~1-2 ×1015 cm-2 
Subp -
 





· Self amorphizing deep source-
drain arsenic implantation. 








· Salicide formation, either NiSi or 
CoSi, for contact formation prior 







A.5 Channel dopant extraction with capacitance measurements [105] 
 
Capacitance-Voltage (C-V) profiling is based on the measurement of differential 
capacitance as a function of gate bias. When an incremental charge density of GdQ is 
added to the gate region, it causes a slight movement of the depletion layer edge by an 
amount, dw . This is such that the depletion region uncovers sufficient charge to 
compensate GdQ . If the ionized dopant density is )(wN , where w is the depletion width 
under a given gate potential, then 
dwwqNdQG )(-=       eqn  (A.1) 
 This forms the main equation to be solved in C-V ionized impurity profiling. 
 
Obtaining GdQ  





dQC = ; where GdV is the change gate potential. Therefore, 
GmG dVCdQ =    eqn (A.2) 
Next, information on dw must be extracted in order to obtain 
)(wN from the C-V measurement. 
 
Obtaining dw  




=    eqn. (A,3) 
where se is the permittivity of silicon. 
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d 1  can obtained by the change in capacitance when there is a change in 
the gate potential, GdV . The changes in the capacitances can be related to the 
measured capacitances mC , by first substituting an oxide capacitance, oxC into 













ddw 11e   eqn (A.5) 
The capacitances term in eqn (A.5) may be represented by an overall 










ddw 1e    eqn (A.6) 
Substituting eqn A2 into A1, 
dwwqNdVC Gm )(-=   eqn (A.7) 










dwqNdVC 1)( e   eqn. (A.8) 
 



















dCqwN e  eqn. (A.9) 









w 11e  
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 A.6 Transistor with 1 masking step 
By surrounding the drain region with gate, the drain is always isolated from the 
source. Therefore it is possible to obtain a MOSFET structure with a single masking step. 
Such a structure can be seen in Version 1 of the single mask transistor shown in Fig. A.1 
 








(a)       (b) 
 
Figure A.1 Version 1 of (a) single mask transistor illustrating the drain, source and 
gate region, and (b) the physical dimensions of the transistor. 
 
Advantages:  
· MOSFET transistor can be fabricated with a single masking layer which reduces 
the processing time tremendously. 
· No oxide isolation is needed as the drain is isolated from the source from layout 
· Suitable for extraction of electrical measurements which does not require 




· A common source, where the devices share a huge source region. Difficulty 
comes in when isolating the individual current components. For example, the 
component of drain leakage into source, as the source consistently displays huge 
leakage current. 
· Difficulty in the extraction of effective width of the transistor as the dominant 
path for current flow is undetermined. 
 
Version 2: Ladder structure 
 The second version of the single mask transistor, ladder structure is shown in Fig. 
A.2. The layout was designed in order to improve the difficulties faced in the first version. 
In addition, the layout was optimized in order to obtain more variety of transistor gate 




















(a)     (b) 
 
Figure A.2 (a) Schematics illustrating the dimensions of the layout of the transistor 
and (b) the layout drawn in Cadence software 
 
Additional features 
· a guard ring to isolate the transistor from the other devices on the wafer. 
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· A shorter and defined width. This prevents the HP4156 parametric analyzer from 
reaching its compliance of 100 mA during measurements. Normalization of the 
Id,sat becomes more feasible. 
· For a given salicide thickness, devices show smaller series resistance as the 
overall magnitude of Id,sat is smaller during measurement. 
· A variety of gate length for assessment of short channel effect (SCE) 
· Large area diode for leakage measurement. 
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